SAA7709H/N103/S420 NXP Semiconductors, SAA7709H/N103/S420 Datasheet - Page 7

no-image

SAA7709H/N103/S420

Manufacturer Part Number
SAA7709H/N103/S420
Description
Audio DSPs Car radio Digital Signal Processor
Manufacturer
NXP Semiconductors
Datasheet

Specifications of SAA7709H/N103/S420

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935269693557
NXP Semiconductors
ADC0808S125_ADC0808S250_3
Product data sheet
7.3 Timing output
7.4 Timing complete conversion signal
The ADC0808S generates an adjustable clock output signal on pin CCS called Complete
Conversion Signal, which can be used to control the acquisition of converted output data
to the digital circuit connected to the ADC0808S output data bus.
Two logic input pins DEL0 and DEL1 control the delay of the edge of the CCS signal to
achieve an optimal position in the stable, usable zone of the data as shown in
Table 7.
Pin CCSSEL selects the CCS frequency; see
Table 8.
Pin DEL0
LOW
HIGH
LOW
HIGH
Pin CCSSEL
HIGH or not connected
LOW
Fig 5.
Output timing diagram (CCS not selected)
Complete conversion signal selection
Complete conversion signal frequency selection
CLK+, CLK
D0 to D7
Pin DEL1
LOW
LOW
HIGH
HIGH
IN, INN
Rev. 03 — 24 February 2009
sample
n
n
t
d(s)
Pin CCS
high-impedance
active; see
n
data
2
sample
n
1
Table 13
Single 8-bit ADC, up to 125 MHz or 250 MHz
n
data
CCS frequency (f
f
f
clk
clk
Table
1
sample
/ 2
n
ADC0808S125/250
t
d(o)
2
8.
t
h(o)
data
n
sample
n
CCS
3
)
n
data
001aab892
1
© NXP B.V. 2009. All rights reserved.
sample
n
50 %
4
Figure
7 of 23
6.

Related parts for SAA7709H/N103/S420