Si5338D-A-GM Silicon Laboratories Inc, Si5338D-A-GM Datasheet - Page 23

no-image

Si5338D-A-GM

Manufacturer Part Number
Si5338D-A-GM
Description
Clock Generators & Support Products I2C-PRGRMBL clock generatr 0.16-700MHz
Manufacturer
Silicon Laboratories Inc
Datasheet

Specifications of Si5338D-A-GM

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
3.7.2. Enabling Outputs through the I
Output enable can be controlled through the I
interface. As shown in Figure 13, register 230[3:0]
allows control of each individual output driver. Register
230[4] controls all drivers at once. When register 230[4]
is set to disable all outputs, the individual output
enables will have no effect. Registers 110[7:6], 114[7:6],
118[7:6], and 112[7:6] control the output disabled state
as tri-state, low, high, or always on. If always on is set,
that output will always be on regardless of any other
register or chip state. In addition, the always on mode
must be selected for an output that is fed back in a Zero
Delay application.
Figure 12. Output Enable Pin (Si5338K/L/M)
Figure 13. Output Enable Control Registers
1 = Disabled
0 = Enabled
118
230
110
114
122
0 = enable
1 = disable
00 = disabled tri-state
01 = disabled low
10 = disabled high
11 = always enabled
CLK0 OEB
CLK1 OEB
CLK2 OEB
CLK3 OEB
7
7
7
7
7
OEB
State
State
State
State
6
6
6
6
6
5
5
5
5
5
OEB
All
4
4
4
4
4
Bits reserved
OEB
Control
3
3
3
3
3
3
Control & Memory
Bits used by other functions
OEB
2
2
2
2
2
2
(OTP)
NVM
OEB
1
1
1
1
1
1
2
RAM
C Interface
OEB
0
0
0
0
0
0
2
Rev. 1.0
C
Si5338
23

Related parts for Si5338D-A-GM