CS8900A-IQ3 Cirrus Logic Inc, CS8900A-IQ3 Datasheet - Page 137
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8900A-IQ3
Manufacturer Part Number
CS8900A-IQ3
Description
Ethernet ICs IC 10Mbps Ethernet Controller 3.3V
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS8900A-CQZ.pdf
(138 pages)
Specifications of CS8900A-IQ3
Ethernet Connection Type
10Base- 2, 10Base- 5, 10Base- F, 10Base- T
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Standard Supported
IEEE 802.3
Data Rate
10 Mbps
Maximum Operating Temperature
+ 85 C
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8900A-IQ3
Manufacturer:
CIRRUS
Quantity:
44
Part Number:
CS8900A-IQ3
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
CS8900A-IQ3Z
Manufacturer:
Cirrus Logic Inc
Quantity:
1 852
Company:
Part Number:
CS8900A-IQ3Z
Manufacturer:
CIRRUS42
Quantity:
921
Company:
Part Number:
CS8900A-IQ3Z
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS8900A-IQ3Z
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8900A-IQ3ZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS271F5
10.3 Acronyms Specific to the CS8900A
10.4 Definitions Specific to the CS8900A
Act-Once bit
Committed Receive Frame
Committed Transmit Frame
Event or Interrupt Event
StreamTransfer
PacketPage
CS8900A
Crystal LAN™ Ethernet Controller
BufCFG
BufEvent
BusCTL
BusST
ENDEC
ISQ
LineCTL
LineST
RxCFG
RxCTL
RxEvent
SelfCTL
SelfST
TestCTL
TxCFG
TxCMD
TxEvent
A control bit that causes the CS8900A to take a certain action once when a logic "1" is
written to that bit. To cause the action again, the host must rewrite a "1".
A receive frame is said to be "committed" after the frame has been buffered by the
CS8900A, and the host has been notified, but the frame has not yet been transferred
by the host.
A transmit frame is said to be "committed" after the host has issued a Transmit
Command, and the CS8900A has reserved buffer space and notified the host that it is
ready for transmit.
The term "Event" is used in this document to refer to something that can trigger an
interrupt. Items that are considered "Events" are reported in the three Event registers
(RxEvent, TxEvent, or BufEvent) and in two counter-overflow bits (RxMISS and
TxCOL).
A method used to significantly reduce the number of interrupts to the host processor
during block data transfers (Patent Pending).
A unified, highly-efficient method of controlling and getting status of a peripheral
controller in I/O or Memory space.
CIRRUS LOGIC PRODUCT DATASHEET
Buffer Configuration - Register B
Bus Control - Register 17
Bus State - Register 18
Manchester encoder/decoder
Interrupt Status Queue - register 0
Ethernet Line Control - Register 13
Ethernet Line Status - Register 14
Receive Configuration - Register 3
Receive Control - Register 5
Receive Event - Register 4
Self Control - Register 15
Self Status - Register 16
Test Control - Register 19
Transmit Configuration - Register 7
Transmit Command
Transmit Event - Register 8
Buffer Event - Register C
137