8305AGLF Integrated Device Technology (Idt), 8305AGLF Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/333/integrated_device_technology__idt__sml.jpg)
8305AGLF
Manufacturer Part Number
8305AGLF
Description
Clock Driver 2-IN LVCMOS/LVTTL 16-Pin TSSOP Tube
Manufacturer
Integrated Device Technology (Idt)
Datasheet
1.8305AGLF.pdf
(17 pages)
Specifications of 8305AGLF
Package
16TSSOP
Configuration
1 x 2:1
Input Signal Type
HCSL|LVCMOS|LVDS|LVHSTL|LVPECL|LVTTL|SSTL
Maximum Output Frequency
350 MHz
Operating Supply Voltage
3.3 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
8305AGLF
Manufacturer:
IDT
Quantity:
20 000
Differential Clock Input Interface
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL
and other differential signals. Both signals must meet the V
V
examples for the HiPerClockS CLK/nCLK input driven by the most
common driver types. The input interfaces suggested here are
examples only. Please consult with the vendor of the driver
Figure 3A. HiPerClockS CLK/nCLK Input
Figure 3C. HiPerClockS CLK/nCLK Input
Figure 3E. HiPerClockS CLK/nCLK Input
IDT™ / ICS™ LVCMOS/LVTTL FANOUT BUFFER
CMR
ICS8305
LOW SKEW, 1-TO-4 MULTIPLEXED DIFFERENTIAL/LVCMOS-TO-LVCMOS/LVTTL FANOUT BUFFER
2.5V
input requirements. Figures 3A to 3F show interface
1.8V
3.3V
HCSL
LVPECL
*Optional – R3 and R4 can be 0
LVHSTL
IDT
HiPerClockS
LVHSTL Driver
Driven by an IDT Open Emitter
HiPerClockS LVHSTL Driver
Driven by a 3.3V LVPECL Driver
Driven by a 3.3V HCSL Driver
*R3
*R4
Zo = 50
Zo = 50
Zo = 50
Zo = 50
33
33
Zo = 50
Zo = 50
R3
125
R1
50
3.3V
R1
84
R1
50
R4
125
R2
50
R2
84
R2
50
CLK
nCLK
CLK
nCLK
CLK
nCLK
3.3V
3.3V
3.3V
HiPerClockS
Input
HiPerClockS
Input
HiPerClockS
Input
PP
and
12
component to confirm the driver termination requirements. For
example, in Figure 3A, the input termination applies for IDT
HiPerClockS open emitter LVHSTL drivers. If you are using an
LVHSTL driver from another vendor, use their termination
recommendation.
Figure 3B. HiPerClockS CLK/nCLK Input
Figure 3D. HiPerClockS CLK/nCLK Input
Figure 3F. HiPerClockS CLK/nCLK Input
2.5V
3.3V
3.3V
SSTL
LVDS
LVPECL
Driven by a 3.3V LVPECL Driver
Driven by a 3.3V LVDS Driver
Driven by a 2.5V SSTL Driver
Zo = 60
Zo = 60
Zo = 50
Zo = 50
ICS8305AG REV. C FEBRUARY 22, 2008
Zo = 50
Zo = 50
R3
120
2.5V
R1
120
R1
50
R2
50
R4
120
R2
120
R2
50
R1
100
CLK
nCLK
CLK
nCLK
CLK
nCLK
3.3V
3.3V
HiPerClockS
3.3V
HiPerClockS
Input
Receiver