XC2S300E-7FG456C Xilinx Inc, XC2S300E-7FG456C Datasheet - Page 4

• Manufacturer Part Number: XC2S300E-7FG456C
• Description: FPGA Spartan®-IIE Family 300K Gates 6912 Cells 400MHz 0.15um Technology 1.8V 456-Pin FBGA
• Manufacturer: Xilinx Inc

Specifications of XC2S300E-7FG456C

• Package: 456FBGA
• Family Name: Spartan®-IIE
• Device Logic Cells: 6912
• Device Logic Units: 1536
• Device System Gates: 300000
• Maximum Internal Frequency: 400 MHz
• Typical Operating Supply Voltage: 1.8 V
• Maximum Number Of User I/os: 329
• Ram Bits: 65536
• Dc: 06+

Spartan-IIE FPGA Family: Introduction and Ordering Information
General Overview
The Spartan-IIE family of FPGAs have a regular, flexible,
programmable architecture of Configurable Logic Blocks
(CLBs), surrounded by a perimeter of programmable
Input/Output Blocks (IOBs). There are four Delay-Locked
Loops (DLLs), one at each corner of the die. Two columns
of block RAM lie on opposite sides of the die, between the
CLBs and the IOB columns. The XC2S400E has four col-
umns and the XC2S600E has six columns of block RAM.
These functional elements are interconnected by a powerful
hierarchy of versatile routing channels (see
Spartan-IIE FPGAs are customized by loading configura-
tion data into internal static memory cells. Unlimited repro-
gramming cycles are possible with this approach. Stored
values in these cells determine logic functions and intercon-
nections implemented in the FPGA. Configuration data can
be read from an external serial PROM (master serial mode),
or written into the FPGA in slave serial, slave parallel, or
Boundary Scan modes. Xilinx offers multiple types of
low-cost configuration solutions including the Platform
Flash in-system programmable configuration PROMs.
Spartan-IIE FPGAs are typically used in high-volume appli-
cations where the versatility of a fast programmable solution
adds benefits. Spartan-IIE FPGAs are ideal for shortening
product development cycles while offering a cost-effective
solution for high volume production.
4
I/O LOGIC
DLL
DLL
Figure 1: Basic Spartan-IIE Family FPGA Block Diagram
Figure
CLBs
CLBs
1).
www.xilinx.com
Spartan-IIE FPGAs achieve high-performance, low-cost
operation through advanced architecture and semiconduc-
tor technology. Spartan-IIE devices provide system clock
rates beyond 200 MHz. In addition to the conventional ben-
efits of high-volume programmable logic solutions, Spar-
tan-IIE FPGAs also offer on-chip synchronous single-port
and dual-port RAM (block and distributed form), DLL clock
drivers, programmable set and reset on all flip-flops, fast
carry logic, and many other features.
Spartan-IIE Family Compared to Spartan-II
Family
•
•
•
•
•
•
•
Higher density and more I/O
Higher performance
Unique pinouts in cost-effective packages
Differential signaling
-
V
-
-
-
PCI, LVTTL, and LVCMOS2 input buffers powered by
V
Unique larger bitstream
CCINT
CCO
CLBs
CLBs
LVDS, Bus LVDS, LVPECL
Lower power
5V tolerance with external resistor
3V tolerance directly
instead of V
= 1.8V
CCINT
DLL
DLL
DS077_01_052102
DS077-1 (v2.3) June 18, 2008
Product Specification
R