XC3S1200E-4FG400I Xilinx Inc, XC3S1200E-4FG400I Datasheet - Page 103
![no-image](/images/no-image-200.jpg)
XC3S1200E-4FG400I
Manufacturer Part Number
XC3S1200E-4FG400I
Description
FPGA Spartan®-3E Family 1.2M Gates 19512 Cells 572MHz 90nm (CMOS) Technology 1.2V 400-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S1200E-4FG400I
Package
400FBGA
Family Name
Spartan®-3E
Device Logic Cells
19512
Device Logic Units
2168
Device System Gates
1200000
Number Of Registers
17344
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
304
Ram Bits
516096
Number Of Logic Elements/cells
19512
Number Of Labs/clbs
2168
Total Ram Bits
516096
Number Of I /o
304
Number Of Gates
1200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
400-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1200E-4FG400I
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC3S1200E-4FG400I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1200E-4FG400I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 103 of 233
- Download datasheet (6Mb)
Maximum Bitstream Size for Daisy-Chains
The maximum bitstream length supported by Spartan-3E
FPGAs in serial daisy-chains is 4,294,967,264 bits
(4 Gbits), roughly equivalent to a daisy-chain with 720
XC3S1600E FPGAs. This is a limit only for serial
daisy-chains where configuration data is passed via the
FPGA’s DOUT pin. There is no such limit for JTAG chains.
Configuration Sequence
For additional information including I/O behavior before and
during configuration, refer to the “Sequence of Events”
chapter in UG332.
The Spartan-3E configuration process is three-stage pro-
cess that begins after the FPGA powers on (a POR event)
or after the PROG_B input is asserted. Power-On Reset
(POR) occurs after the V
2 supplies reach their respective input threshold levels.
After either a POR or PROG_B event, the three-stage con-
figuration process begins.
1. The FPGA clears (initializes) the internal configuration
2. Configuration data is loaded into the internal memory.
3. The user-application is activated by a start-up process.
Figure 66
configuration logic, showing the interaction of different
device inputs and Bitstream Generator (BitGen) options. A
DS312-2 (v3.8) August 26, 2009
Product Specification
memory.
is a generalized block diagram of the Spartan-3E
R
CCINT
, V
CCAUX
, and the V
CCO
www.xilinx.com
Bank
flow diagram for the configuration sequence of the Serial
and Parallel modes appears in
the Boundary-Scan or JTAG configuration sequence.
Initialization
Configuration automatically begins after power-on or after
asserting the FPGA PROG_B pin, unless delayed using the
FPGA’s INIT_B pin. The FPGA holds the open-drain INIT_B
signal Low while it clears its internal configuration memory.
Externally holding the INIT_B pin Low forces the configura-
tion sequencer to wait until INIT_B again goes High.
The FPGA signals when the memory-clearing phase is
complete by releasing the open-drain INIT_B pin, allowing
the pin to go High via the external pull-up resistor to
VCCO_2.
Loading Configuration Data
After initialization, configuration data is written to the
FPGA’s internal memory. The FPGA holds the Global
Set/Reset (GSR) signal active throughout configuration,
holding all FPGA flip-flops in a reset state. The FPGA sig-
nals when the entire configuration process completes by
releasing the DONE pin, allowing it to go High.
The FPGA configuration sequence can also be initiated by
asserting PROG_B. Once released, the FPGA begins
clearing its internal configuration memory, and progresses
through the remainder of the configuration process.
Figure
Functional Description
67.
Figure 68
shows
103
Related parts for XC3S1200E-4FG400I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S1200E-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 1.2M Gates 19512 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FGG400C](/photos/6/72/67298/pk083-400_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 1200K 400FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 1200K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FTG256I](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN3E 1200K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-5FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN3E 1200K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FGG320I](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 1200K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-5FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 1200K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FGG400I](/photos/6/72/67298/pk083-400_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 1200K 400FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-5FGG400C](/photos/6/72/67298/pk083-400_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 1200K 400FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FT256I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FG320I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FG400C](/images/no-image3.png)
Part Number:
Description:
PROGRAMMABLE INTEGRATED CIRCUIT
Manufacturer:
Xilinx Inc
![XC3S1200E-4FT256C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 1.2M Gates 19512 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S1200E-4FG320C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 1.2M Gates 19512 Cells 572MHz 90nm (CMOS) Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet: