XC6VCX240T-2FFG1156C Xilinx Inc, XC6VCX240T-2FFG1156C Datasheet - Page 41

• Manufacturer Part Number: XC6VCX240T-2FFG1156C
• Description: FPGA Virtex®-6 CXT Family 241152 Cells 40nm (CMOS) Technology 1V 1156-Pin FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™ 6 CXTr

Specifications of XC6VCX240T-2FFG1156C

• Package: 1156FCBGA
• Family Name: Virtex®-6 CXT
• Device Logic Units: 241152
• Number Of Registers: 301440
• Typical Operating Supply Voltage: 1 V
• Maximum Number Of User I/os: 600
• Ram Bits: 15335424
• Number Of Logic Elements/cells: 241152
• Number Of Labs/clbs: 18840
• Total Ram Bits: 15335424
• Number Of I /o: 600
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1156-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 51: DSP48E1 Switching Characteristics (Cont’d)
DS153 (v1.6) February 11, 2011
Product Specification
Clock to Outs from Input Register Clock to Cascading Output Pins
T
T
MULTSIGNOUT}_{AREG, BREG}_MULT
T
MULTSIGNOUT}_{AREG, BREG}
T
MULTSIGNOUT}_DREG_MULT
T
MULTSIGNOUT}_CREG
Maximum Frequency
F
F
F
F
F
F
F
F
DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}
DSPCKO_{PCOUT, CARRYCASCOUT,
DSPCKO_{PCOUT, CARRYCASCOUT,
DSPCKO_{PCOUT, CARRYCASCOUT,
DSPCKO_{PCOUT, CARRYCASCOUT,
MAX
MAX_PATDET
MAX_MULT_NOMREG
MAX_MULT_NOMREG_PATDET
MAX_PREADD_MULT_NOADREG
MAX_PREADD_MULT_NOADREG_PATDET
MAX_NOPIPELINEREG
MAX_NOPIPELINEREG_PATDET
Symbol
CLK (AREG, BREG) to {P, CARRYOUT} output
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT} output
using multiplier
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT} output not
using multiplier
CLK (DREG) to {PCOUT, CARRYCASCOUT,
MULTSIGNOUT} output using multiplier
CLK (CREG) to {PCOUT, CARRYCASCOUT,
MULTSIGNOUT} output
With all registers used
With pattern detector
Two register multiply without MREG
Two register multiply without MREG with pattern
detect
Without ADREG
Without ADREG with pattern detect
Without pipeline registers (MREG, ADREG)
Without pipeline registers (MREG, ADREG)
with pattern detect
www.xilinx.com
Description
Virtex-6 CXT Family Data Sheet
0.89
5.49
2.40
5.38
2.40
350
350
262
241
292
292
196
184
-2
Speed Grade
1.02
6.31
2.76
6.18
2.76
275
275
227
209
253
253
170
160
-1
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
41