LFE2-12E-5F256C LATTICE SEMICONDUCTOR, LFE2-12E-5F256C Datasheet - Page 105
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
LFE2-12E-5F256C
Manufacturer Part Number
LFE2-12E-5F256C
Description
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2-12E-5F256C
Package
256FBGA
Family Name
LatticeECP2
Device Logic Units
12000
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
193
Ram Bits
226304
In System Programmability
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-12E-5F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 105 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
Signal Descriptions (Cont.)
[LOC]DQS[num]
[LOC]DQ[num]
Test and Programming (Dedicated Pins)
TMS
TCK
TDI
TDO
VCCJ
Configuration Pads (Used During sysCONFIG)
CFG[2:0]
INITN
PROGRAMN
DONE
CCLK
BUSY/SISPI
CSN
CS1N
WRITEN
D[0]/SPIFASTN
D[1:6]
D[7]/SPID0
DOUT/CSON
DI/CSSPI0N
Dedicated SERDES Signals
[LOC]_SQ_VCCAUX33
[LOC]_SQ_REFCLKN
[LOC]_SQ_REFCLKP
[LOC]_SQ_VCCP
Signal Name
1, 2, 3
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
—
—
—
O
O
I
I
I
I
I
I
I
I
I
I
DQ input/output pads: T (top), R (right), B (bottom), L (left), DQS, num = ball
function number.
DQ input/output pads: T (top), R (right), B (bottom), L (left), DQ, associated
DQS number.
Test Mode Select input, used to control the 1149.1 state machine. Pull-up is
enabled during configuration.
Test Clock input pin, used to clock the 1149.1 state machine. No pull-up
enabled.
Test Data in pin. Used to load data into device using 1149.1 state machine.
After power-up, this TAP port can be activated for configuration by sending
appropriate command. (Note: once a configuration port is selected it is
locked. Another configuration port cannot be selected until the power-up
sequence). Pull-up is enabled during configuration.
Output pin. Test Data Out pin used to shift data out of a device using 1149.1.
Power supply pin for JTAG Test Access Port.
Mode pins used to specify configuration mode values latched on rising edge
of INITN. During configuration, a pull-up is enabled. These are dedicated
pins.
Open Drain pin. Indicates the FPGA is ready to be configured. During config-
uration, a pull-up is enabled. It is a dedicated pin.
Initiates configuration sequence when asserted low. This pin always has an
active pull-up. This is a dedicated pin.
Open Drain pin. Indicates that the configuration sequence is complete, and
the startup sequence is in progress. This is a dedicated pin.
Configuration Clock for configuring an FPGA in sysCONFIG mode.
Read control command in SPI or SPIm mode.
sysCONFIG chip select (active low). During configuration, a pull-up is
enabled.
sysCONFIG chip select (active low). During configuration, a pull-up is
enabled.
Write Data on Parallel port (active low).
sysCONFIG Port Data I/O for Parallel mode.
sysCONFIG Port Data I/O for SPI or SPIm. When using the SPI or SPIm
mode, this pin should either be tied high or low, must not be left floating.
sysCONFIG Port Data I/O for Parallel
sysCONFIG Port Data I/O for Parallel, SPI, SPIm
Output for serial configuration data (rising edge of CCLK) when using sys-
CONFIG port.
Input for serial configuration data (clocked with CCLK) when using sysCON-
FIG port. During configuration, a pull-up is enabled. Output when used in SPI/
SPIm modes.
Termination resistor switching power (3.3V). This pin must be tied to 3.3V
even if the quad is unused.
Negative Reference Clock Input
Positive Reference Clock Input
PLL and Reference clock buffer power (1.2V). This pin must be tied to 1.2V
even if the quad is unused.
4-2
LatticeECP2/M Family Data Sheet
Description
Pinout Information
Related parts for LFE2-12E-5F256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-12E-5FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-256
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-5TN144C](/photos/19/4/190417/4657533_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-256
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6TN144C](/photos/19/4/190417/4657533_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-5FN256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-5FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6F256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![lfe2-12e-5f484i](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
Latticeecp2/m Family Data Sheet Introduction
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![lfe2-12e-5qn208](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
Latticeecp2/m Family Data Sheet
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![LFE2-50E-VID-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
Development Software LatticeECP2 Video Dev Kit
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-H-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2 Eval Brd - Advanced
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-L-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools ECP-2 Standard Eval Board
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-D-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools LS Mico32/DSP Dev Br Brd for LS ECP2
Manufacturer:
Lattice
Datasheet:
![LFE2-H-IC-EV](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array ECP2 ADV TI ADS6000 EVM
Manufacturer:
Lattice