LFE2-20E-5FN484I LATTICE SEMICONDUCTOR, LFE2-20E-5FN484I Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
LFE2-20E-5FN484I
Manufacturer Part Number
LFE2-20E-5FN484I
Description
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.LFE2-12SE-6FN256C.pdf
(389 pages)
Specifications of LFE2-20E-5FN484I
Package
484FBGA
Family Name
LatticeECP2
Device Logic Units
21000
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
331
Ram Bits
282624
In System Programmability
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-20E-5FN484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 35 of 389
- Download datasheet (5Mb)
Lattice Semiconductor
By combining input blocks of the complementary PIOs and sharing some registers from output blocks, a gearbox
function can be implemented, which takes a double data rate signal applied to PIOA and converts it as four data
streams, IPOS0A, IPOS1A, IPOS0B and IPOS1B. Figure 2-29 shows the diagram using this gearbox function. For
more information about this topic, please see information regarding additional documentation at the end of this
data sheet.
The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures ade-
quate timing when data is transferred from the DQS to the system clock domain. For further information about this
topic, see the DDR Memory section of this data sheet.
Figure 2-29. Input Register Block for Left, Right and Bottom Edges
CLK0 (of PIO B)
CLK0 (of PIO A)
DDRCLKPOL
DDRCLKPOL
(From sysIO
(From sysIO
Routing
Routing
DEL [3:0]
From
From
Buffer)
Buffer)
DEL [3:0]
Delayed
Delayed
DI
DI
DQS
DQS
CLKA
CLKB
*Shared with output register
**Selected PIO.
True PIO (A) in LVDS I/O Pair
Comp PIO (B) in LVDS I/O Pair
Dynamic Delay
Dynamic Delay
Fixed Delay
Fixed Delay
0
1
0
1
0
1
0
1
DDR Registers
DDR Registers
D
D
D
D
D-Type
D-Type
D-Type
D-Type
Q
Q
Q
Q
D1
D1
0
1
D
D
D-Type
DDRSRC
D-Type
D0
0
1
Q
Q
2-32
Gearbox Configuration Bit
D2
D0
D2
0
1
0
1
SDR & Sync
SDR & Sync
Registers
Registers
D
D
D
D
/LATCH
/LATCH
/LATCH
/LATCH
D-Type
D-Type
D-Type
D-Type
LatticeECP2/M Family Data Sheet
Q
Q
Q
Q
Note: Simplified version does not
show CE and SET/RESET details
Clock Transfer Registers
Clock Transfer Registers
D
D
D
D
D-Type*
D-Type*
D-Type*
D-Type*
Q
Q
Q
Q
INCK**
To DQS Delay Block**
INDD
IPOS0A
QPOS0A
IPOS1A
QPOS1A
INCK**
To DQS Delay Block**
INDD
IPOS0B
QPOS0B
IPOS1B
QPOS1B
Architecture
Routing
Routing
To
To
Related parts for LFE2-20E-5FN484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-20E-5FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-672
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-5F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-6F484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-7FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-20E-7FN672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 21000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![ISPLSI2032-80LT44](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
ISPLSI2032-80LT44Lattice Semiconductor [In-System Programmable High Density PLD]
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL16V8D5LJ](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
IC PROGRAMMED LATTICE GAL 16V8
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL6002B-20LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL6001B-30LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL18V10B-15LP](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
![GAL16V8D-15LPI](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__tmb.jpg)
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
Lattice Semiconductor Corp.
Datasheet: