XC3S1500-5FGG456C Xilinx Inc, XC3S1500-5FGG456C Datasheet - Page 101
![no-image](/images/no-image-200.jpg)
XC3S1500-5FGG456C
Manufacturer Part Number
XC3S1500-5FGG456C
Description
FPGA Spartan®-3 Family 1.5M Gates 29952 Cells 725MHz 90nm Technology 1.2V 456-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S1500-5FGG456C
Package
456FBGA
Family Name
Spartan®-3
Device Logic Units
29952
Device System Gates
1500000
Maximum Internal Frequency
725 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
333
Ram Bits
589824
Number Of Logic Elements/cells
29952
Number Of Labs/clbs
3328
Total Ram Bits
589824
Number Of I /o
333
Number Of Gates
1500000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
456-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
NANO-SPARTAN - KIT NANOBOARD AND SPARTAN3 DC807-1001 - DAUGHTER CARD XILINX SPARTAN 3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S1500-5FGG456C
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC3S1500-5FGG456C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1500-5FGG456C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Table 69: Spartan-3 FPGA Pin Definitions
DS099-4 (v2.5) December 4, 2009
Product Specification
I/O: General-purpose I/O pins
I/O
I/O_Lxxy_#
DUAL: Dual-purpose configuration pins
IO_Lxxy_#/DIN/D0,
IO_Lxxy_#/D1,
IO_Lxxy_#/D2,
IO_Lxxy_#/D3,
IO_Lxxy_#/D4,
IO_Lxxy_#/D5,
IO_Lxxy_#/D6,
IO_Lxxy_#/D7
IO_Lxxy_#/CS_B
IO_Lxxy_#/RDWR_B
IO_Lxxy_#/
BUSY/DOUT
Pin Name
R
User-defined as input,
output, bidirectional,
three-state output,
open-drain output,
open-source output
User-defined as input,
output, bidirectional,
three-state output,
open-drain output,
open-source output
Input during configuration
Possible bidirectional I/O
after configuration if
SelectMap port is retained
Otherwise, user I/O after
configuration
Input during Parallel mode
configuration
Possible input after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Input during Parallel mode
configuration
Possible input after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Output during configuration
Possible output after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Direction
www.xilinx.com
User I/O:
Unrestricted single-ended user-I/O pin. Supports all I/O standards
except the differential standards.
User I/O, Half of Differential Pair:
Unrestricted single-ended user-I/O pin or half of a differential pair.
Supports all I/O standards including the differential standards.
Configuration Data Port:
In Parallel (SelectMAP) modes, D0-D7 are byte-wide configuration
data pins. These pins become user I/Os after configuration unless
the SelectMAP port is retained via the Persist bitstream option.
In Serial modes, DIN (D0) serves as the single configuration data
input. This pin becomes a user I/O after configuration unless
retained by the Persist bitstream option.
Chip Select for Parallel Mode Configuration:
In Parallel (SelectMAP) modes, this is the active-Low Chip Select
signal. This pin becomes a user I/O after configuration unless the
SelectMAP port is retained via the Persist bitstream option.
Read/Write Control for Parallel Mode Configuration:
In Parallel (SelectMAP) modes, this is the active-Low Write
Enable, active-High Read Enable signal. This pin becomes a user
I/O after configuration unless the SelectMAP port is retained via
the Persist bitstream option.
Configuration Data Rate Control for Parallel Mode, Serial Data
Output for Serial Mode:
In Parallel (SelectMAP) modes, BUSY throttles the rate at which
configuration data is loaded. This pin becomes a user I/O after
configuration unless the SelectMAP port is retained via the Persist
bitstream option.
In Serial modes, DOUT provides preamble and configuration data
to downstream devices in a multi-FPGA daisy-chain. This pin
becomes a user I/O after configuration.
Spartan-3 FPGA Family: Pinout Descriptions
Description
101