CD22M3494MQ Intersil, CD22M3494MQ Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
CD22M3494MQ
Manufacturer Part Number
CD22M3494MQ
Description
Manufacturer
Intersil
Datasheet
1.CD22M3494MQ.pdf
(8 pages)
Specifications of CD22M3494MQ
Array Configuration
16x8
Number Of Arrays
1
Screening Level
Industrial
Pin Count
44
Package Type
PLCC
Power Supply Requirement
Single
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CD22M3494MQ
Manufacturer:
HARRIS
Quantity:
34
Part Number:
CD22M3494MQ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
CD22M3494MQA
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
CD22M3494MQAZ96
Manufacturer:
PANASONIC
Quantity:
34 000
Part Number:
CD22M3494MQAZ96
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
CD22M3494MQZ
Manufacturer:
Intersil
Quantity:
314
Company:
Part Number:
CD22M3494MQZ
Manufacturer:
STM
Quantity:
25 562
Part Number:
CD22M3494MQZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
CD22M3494MQZ96
Manufacturer:
INTERSIL
Quantity:
20 000
To make a connection (close switch) between any two points, specify an “X” address, a “Y” address, set “DATA” high, and switch
“STROBE” from low to high. To break a connection, follow this same procedure with “DATA” low.
Typical Performance Curve
Pin Descriptions
POWER SUPPLIES
ADDRESS
CONTROL
AX0 - AX3
AY0 - AY2
SYMBOL
STROBE
RESET
DATA
V
V
V
CS
DD
SS
EE
5, 22, 23 and 4
24, 25 and 2
40 LD PDIP
PIN NO.
40
16
20
38
18
36
3
Example:
To connect switch X3 to switch Y4:
To connect switch X6 to switch Y7:
To break connection from X3 to Y4:
7
MQ
44
18
22
40
70
60
50
40
30
20
10
0
5, 24, 25 and 4
44 LD PLCC
26, 27 and 2
r
V
ON
EE
PIN NO.
-40°C
-8
vs V
= -6V, V
85°C
25°C
42
20
3
IN
-6
AT -55°C, 25°C AND 85°C
SS
SQ
44
17
22
39
= 0V, V
CD22M3494
-4
DD
-2
= 6V
V
Positive Supply.
Negative Supply (Digital).
Negative Supply (Analog).
X Address Lines. These pins select one of the 16 rows of switches. See
the Truth Table for the valid addresses.
Y Address Lines. These pins select one of the 8 columns of switches. See
the Truth Table for the valid addresses.
DATA Input determines the state of the addressed switch. A high or one
will close the switch. A low or zero will open the switch.
STROBE Input enables the action defined by the DATA and ADDRESS
Inputs. A low or zero results in no action. The ADDRESS Input must be
stable before the STROBE Input goes to the active high level. The DATA
Input must be stable on the failing edge of the STROBE.
MASTER RESET. A high or one on this line opens all switches.
CHIP SELECT. Device is selected when CS is at a high level, allows the
crosspoint array to be cascaded for matrix expansion.
IN
0
(V)
DATA
2
1
1
0
4
AX3
0
1
0
6
X ADDRESS
AX2
8
0
0
0
DESCRIPTION
AX1
1
0
1
AX0
1
0
1
AY2
1
1
1
Y ADDRESS
AY1
January 16, 2006
0
1
0
FN2793.7
AY0
0
1
0