PIC12F1840-I/P Microchip Technology, PIC12F1840-I/P Datasheet - Page 98
![7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core 8 PDI](/photos/16/3/160349/pdip8_sml.jpg)
PIC12F1840-I/P
Manufacturer Part Number
PIC12F1840-I/P
Description
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core 8 PDI
Manufacturer
Microchip Technology
Datasheet
1.PIC12F1840-IP.pdf
(382 pages)
Specifications of PIC12F1840-I/P
Processor Series
PIC12F
Core
PIC
Program Memory Type
Flash
Program Memory Size
7 KB
Data Ram Size
256 B
Interface Type
MI2C, SPI, EUSART
Number Of Timers
3
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Package / Case
PDIP-8
Development Tools By Supplier
MPLAB IDE Software
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F1840-I/P
Manufacturer:
MICROCHIP
Quantity:
200
- Current page: 98 of 382
- Download datasheet (4Mb)
PIC12(L)F1840
11.2
The data EEPROM is a high-endurance, byte address-
able array that has been optimized for the storage of
frequently changing information (e.g., program vari-
ables or other data that are updated often). When vari-
ables in one section change frequently, while variables
in another section do not change, it is possible to
exceed the total number of write cycles to the
EEPROM without exceeding the total number of write
cycles to a single byte. Refer to
cal
of the array must be performed. For this reason, vari-
ables that change infrequently (such as constants, IDs,
calibration, etc.) should be stored in Flash program
memory.
11.2.1
To read a data memory location, the user must write the
address to the EEADRL register, clear the EEPGD and
CFGS control bits of the EECON1 register, and then
set control bit RD. The data is available at the very next
cycle, in the EEDATL register; therefore, it can be read
in the next instruction. EEDATL will hold this value until
another read or until it is written to by the user (during
a write operation).
EXAMPLE 11-1:
DS41441B-page 98
BANKSEL EEADRL
MOVLW
MOVWF
BCF
BCF
BSF
MOVF
Note:
Specifications”. If this is the case, then a refresh
Using the Data EEPROM
DATA_EE_ADDR ;
EEADRL
EECON1, CFGS ;Deselect Config space
EECON1, EEPGD;Point to DATA memory
EECON1, RD
EEDATL, W
READING THE DATA EEPROM
MEMORY
Data EEPROM can be read regardless of
the setting of the CPD bit.
DATA EEPROM READ
;
;Data Memory
;Address to read
;EE Read
;W = EEDATL
Section 30.0 “Electri-
Preliminary
11.2.2
To write an EEPROM data location, the user must first
write the address to the EEADRL register and the data
to the EEDATL register. Then the user must follow a
specific sequence to initiate the write for each byte.
The write will not initiate if the above sequence is not
followed exactly (write 55h to EECON2, write AAh to
EECON2, then set WR bit) for each byte. Interrupts
should be disabled during this code segment.
Additionally, the WREN bit in EECON1 must be set to
enable write. This mechanism prevents accidental
writes to data EEPROM due to errant (unexpected)
code execution (i.e., lost programs). The user should
keep the WREN bit clear at all times, except when
updating EEPROM. The WREN bit is not cleared
by hardware.
After a write sequence has been initiated, clearing the
WREN bit will not affect this write cycle. The WR bit will
be inhibited from being set unless the WREN bit is set.
At the completion of the write cycle, the WR bit is
cleared in hardware and the EE Write Complete
Interrupt Flag bit (EEIF) is set. The user can either
enable this interrupt or poll this bit. EEIF must be
cleared by software.
11.2.3
There are conditions when the user may not want to
write to the data EEPROM memory. To protect against
spurious EEPROM writes, various mechanisms have
been built-in. On power-up, WREN is cleared. Also, the
Power-up Timer (64 ms duration) prevents EEPROM
write.
The write initiate sequence and the WREN bit together
help prevent an accidental write during:
• Brown-out
• Power Glitch
• Software Malfunction
11.2.4
Data memory can be code-protected by programming
the CPD bit in the Configuration Word 1
to ‘0’.
When the data memory is code-protected, only the
CPU is able to read and write data to the data
EEPROM. It is recommended to code-protect the pro-
gram memory when code-protecting data memory.
This prevents anyone from replacing your program with
a program that will access the contents of the data
EEPROM.
WRITING TO THE DATA EEPROM
MEMORY
PROTECTION AGAINST SPURIOUS
WRITE
DATA EEPROM OPERATION
DURING CODE-PROTECT
2011 Microchip Technology Inc.
(Register
4-1)
Related parts for PIC12F1840-I/P
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC12LF1840-I/MF](/photos/16/0/160077/dfn8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![710-0004-01](/photos/15/93/159365/schmartboard_pd_710-0004-01_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools 8 Bit PIC Develop Microcontroller
Manufacturer:
SchmartBoard
Datasheet:
![PIC12F1840-I/MF](/photos/16/0/160077/dfn8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core 8 DFN
Manufacturer:
Microchip Technology
![PIC12F1840-I/SN](/photos/16/3/160347/soic8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core 8 SOI
Manufacturer:
Microchip Technology
![PIC12LF1840-E/MF](/photos/16/0/160077/dfn8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![PIC12LF1840-E/P](/photos/16/3/160349/pdip8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![PIC12LF1840-E/SN](/photos/16/3/160347/soic8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![PIC12LF1840-I/P](/photos/16/3/160349/pdip8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
![PIC12LF1840-I/SN](/photos/16/3/160347/soic8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
![PIC12LF1840T-I/MF](/photos/16/0/160077/dfn8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![PIC12LF1840T-I/SN](/photos/16/3/160347/soic8_tmb.jpg)
Part Number:
Description:
7 KB Flash, 256 Bytes RAM, 32 MHz Int. Osc, 6 I/0, Enhanced Mid Range Core, Nano
Manufacturer:
Microchip Technology
Datasheet:
![TC1014-2.7VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
![TC1014-5.0VCT](/images/manufacturer_photos/0/4/440/microchip_technology_inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet: