PIC24F04KA201T-I/SS Microchip Technology, PIC24F04KA201T-I/SS Datasheet - Page 2
![PIC24F Core, 4KB Flash, 512B RAM, 3V, Deep Sleep, 10-bit 500ksps ADC, CTMU, UART](/photos/6/81/68119/150-28-ssop_sml.jpg)
PIC24F04KA201T-I/SS
Manufacturer Part Number
PIC24F04KA201T-I/SS
Description
PIC24F Core, 4KB Flash, 512B RAM, 3V, Deep Sleep, 10-bit 500ksps ADC, CTMU, UART
Manufacturer
Microchip Technology
Series
PIC® XLP™ 24Fr
Datasheets
1.PIC24F04KA201-ISS.pdf
(8 pages)
2.PIC24F04KA201-ISS.pdf
(48 pages)
3.PIC24F04KA201-ISS.pdf
(224 pages)
4.PIC24F04KA201-ISS.pdf
(26 pages)
Specifications of PIC24F04KA201T-I/SS
Core Processor
PIC
Core Size
16-Bit
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
4KB (1.375K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIC24F04KA201 FAMILY
TABLE 2:
DS80474B-page 2
Resets
Core
Comparator
SPI
Core
Comparator I/O Pins
Comparator
Core
Note 1:
Module
Only those issues indicated in the last column apply to the current silicon revision.
BOR
Deep Sleep
Enhanced
Buffer mode
Low-Voltage
BOR
Doze mode
SILICON ISSUE SUMMARY
Feature
—
—
Number
Item
1.
2.
3.
4.
5.
6.
7.
8.
Inadvertent Reset when disabling/enabling BOR.
Failure to avoid Deep Sleep entry.
Change in maximum V
Errors when polling SPITBF flag.
LPBOR configuration results in ambiguous Resets.
Enabling comparators disables some digital I/O ports.
Output polarity inversion also inverts edge-detect sensing.
Instruction execution glitches following DOZE bit changes.
Issue Summary
IOFF
.
2011 Microchip Technology Inc.
Revisions
Affected
A1
X
X
X
X
X
X
X
X
(1)