ADV7192KSTZ Analog Devices Inc, ADV7192KSTZ Datasheet
ADV7192KSTZ
Specifications of ADV7192KSTZ
Related parts for ADV7192KSTZ
ADV7192KSTZ Summary of contents
Page 1
... YCrCb TO- IN 4:2:2 FORMAT YUV MATRIX SSAF is a trademark of Analog Devices Inc. This device is protected by U.S. patent numbers 4631603, 4577216 and 4819098 and other intellectual property rights. ITU-R and CCIR are used interchangeably in this document (ITU-R has replaced CCIR recommendations registered trademark of Philips Corporation ...
Page 2
ADV7192 CONTENTS FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
SPECIFICATIONS ( SPECIFICATIONS unless otherwise noted.) Parameter STATIC PERFORMANCE Resolution (Each DAC) Accuracy (Each DAC) 3 Integral Nonlinearity 3 Differential Nonlinearity DIGITAL INPUTS Input High Voltage, V INH Input Low Voltage, V ...
Page 4
ADV7192–SPECIFICATIONS ( 3.3 V SPECIFICATIONS unless otherwise noted.) Parameter STATIC PERFORMANCE Resolution (Each DAC) Accuracy (Each DAC) Integral Nonlinearity Differential Nonlinearity DIGITAL INPUTS Input High Voltage, V INH Input Low Voltage, V INL 3 Input Leakage Current 4 ...
Page 5
V DYNAMIC–SPECIFICATIONS Parameter Hue Accuracy Color Saturation Accuracy Chroma Nonlinear Gain Chroma Nonlinear Phase Chroma/Luma Intermod Chroma/Luma Gain Ineq Chroma/Luma Delay Ineq Luminance Nonlinearity Chroma AM Noise Chroma PM Noise 3 Differential Gain 3 Differential Phase 3 SNR (Pedestal) ...
Page 6
ADV7192 5 V TIMING CHARACTERISTICS Parameter 2 MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth SCLOCK Low Pulsewidth Hold Time (Start Condition Setup Time (Start Condition Data Setup Time SDATA, SCLOCK ...
Page 7
V TIMING CHARACTERISTICS Parameter MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth SCLOCK Low Pulsewidth Hold Time (Start Condition Setup Time (Start Condition Data Setup Time SDATA, SCLOCK Rise Time, ...
Page 8
ADV7192 SDA SCL CLOCK HSYNC, CONTROL VSYNC, I/PS BLANK PIXEL INPUT DATA HSYNC, VSYNC, CONTROL BLANK, O/PS CSO_HSO, VSO, CLAMP TTXREQ t 16 CLOCK TTX 4 CLOCK CYCLES CLOCK Y0–Y9 INCLUDING SYNC INFORMATION PROGRESSIVE SCAN INPUT ...
Page 9
ABSOLUTE MAXIMUM RATINGS V to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
ADV7192 Pin Input/ No. Mnemonic Output 3–10 P0–P7 I 11–18 Y0/P8–Y7/P15 I 19, 20 Y8–Y9 21, 34, 68 22, 33, 43, 69, DGND G 80 HSYNC 23 I/O VSYNC 24 I/O BLANK 25 ...
Page 11
GENERAL DESCRIPTION The ADV7192 is an integrated Digital Video Encoder that converts digital CCIR-601/656 4:2:2 8-bit or 16-bit component video data into a standard analog baseband television signal compatible with worldwide standards. Additionally possible CSO_HSO PAL_NTSC VSO/CLAMP HSYNC ...
Page 12
ADV7192 Digital Noise Reduction allows improved picture quality in remov- ing low amplitude, high frequency noise. Figure 6 shows the DNR functionality in the two modes available. Programmable gamma correction is also available. The figure below shows the response of ...
Page 13
When to used to interface progressive scan systems, the ADV7192 allows to input YCrCb signals in Progressive Scan format (3 10-bit) before these signals are routed to the interpolation filters and the DACs. INTERNAL FILTER RESPONSE The Y Filter supports ...
Page 14
ADV7192–Typical Performance Characteristics 0 –10 –20 –30 –40 –50 –60 – FREQUENCY – MHz 0 –10 –20 –30 –40 –50 –60 – FREQUENCY – MHz 0 –10 –20 –30 –40 –50 –60 ...
Page 15
FREQUENCY – MHz – FREQUENCY – MHz 0 –10 –20 –30 –40 –50 –60 –70 ...
Page 16
ADV7192 0 –10 –20 –30 –40 –50 –60 – FREQUENCY – MHz 0 –10 –20 –30 –40 –50 –60 – FREQUENCY – MHz 0 –10 –20 –30 –40 –50 –60 –70 0 ...
Page 17
FEATURES: FUNCTIONAL DESCRIPTION BLACK BURST OUTPUT It is possible to output a black burst signal from two DACs. This signal output is very useful for professional video equipment since it enables two video sources to be locked together. (Mode Register ...
Page 18
ADV7192 UNDERSHOOT LIMITER A limiter is placed after the digital filters. This prevents any synchronization problems for TVs. The level of undershoot is programmable between –1.5 IRE, –6 IRE, –11 IRE when oper- ating in 4× Oversampling Mode. In 2× ...
Page 19
ENCODER ADV7192 54MHz PLL 27MHz MPEG2 ENCODER PIXEL BUS CORE PROGRESSIVE SCAN 30-BIT INTERFACE DECODER The progressive scan decoder deinterlaces the data from the MPEG2 decoder. This now means that there are 525 video lines per field in NTSC mode ...
Page 20
ADV7192 YUV LEVELS This functionality allows the ADV7192 to output SMPTE levels or Betacam levels on the Y output when configured in PAL or NTSC mode. Sync Betacam 286 mV SMPTE 300 mV MII 300 mV As the data path ...
Page 21
RESET DAC D, XXXXXXX DAC E DAC F XXXXXXX DAC A, DAC B, XXXXXXX DAC C MR26 XXXXXXX PIXEL_DATA_VALID DIGITAL TIMING XXXXXXX COMPOSITE VIDEO VIDEO e.g., VCR DECODER OR CABLE ADV7185 H/L TRANSITION COUNT START LOW 14 BITS 128 RESERVED ...
Page 22
ADV7192 Mode 0 (CCIR–656): Slave Option (Timing Register 0 TR0 = The ADV7192 is controlled by the SAV (Start Active Video) and EAV (End Active Video) Time Codes in the Pixel Data. ...
Page 23
DISPLAY 622 623 624 625 EVEN FIELD ODD FIELD DISPLAY 309 310 311 312 313 314 H V ODD FIELD F EVEN FIELD ANALOG VIDEO VERTICAL BLANK ...
Page 24
ADV7192 Mode 1: Slave Option HSYNC, BLANK, FIELD (Timing Register 0 TR0 = this mode the ADV7192 accepts Horizontal SYNC and Odd/ Even FIELD signals. A transition of the FIELD input ...
Page 25
Mode 1: Master Option HSYNC, BLANK, FIELD (Timing Register 0 TR0 = this mode the ADV7192 can generate Horizontal SYNC and Odd/Even FIELD signals. A transition of the FIELD input when ...
Page 26
ADV7192 DISPLAY 622 623 624 625 HSYNC BLANK VSYNC EVEN FIELD DISPLAY 309 310 311 312 HSYNC BLANK VSYNC ODD FIELD Mode 2: Master Option HSYNC, VSYNC, BLANK (Timing Register 0 TR0 = ...
Page 27
Mode 3: Master/Slave Option HSYNC, BLANK, FIELD (Timing Register 0 TR0 = this mode the ADV7192 accepts or generates Horizontal SYNC and ...
Page 28
ADV7192 MPU PORT DESCRIPTION The ADV7192 support a two-wire serial (I microprocessor bus driving multiple peripherals. Two inputs, Serial Data (SDA) and Serial Clock (SCL), carry information between any device connected to the bus. Each slave device is recognized by ...
Page 29
REGISTER ACCESSES The MPU can write to or read from all of the registers of the ADV7192 with the exception of the Subaddress Registers which are write only registers. The Subaddress Register determines which register the next read or write ...
Page 30
ADV7192 MODE REGISTER 0 MR0 (MR07–MR00) (Address (SR4–SR0) = 00H) Figure 39 shows the various operations under the control of Mode Register 0. MR0 BIT DESCRIPTION Output Video Standard Selection Control (MR00–MR01) These bits are used to set up the ...
Page 31
MODE REGISTER 2 MR2 (MR27–MR20) (Address (SR4–SR0) = 02H) Mode Register 8-bit-wide register. Figure 41 shows the various operations under the control of Mode Register 2. MR2 BIT DESCRIPTION—RGB/YUV Control (MR20) This bit enables the output from ...
Page 32
ADV7192 MODE REGISTER 3 MR3 (MR37–MR30) (Address (SR4–SR0) = 03H) Mode Register 8-bit-wide register. Figure 42 shows the various operations under the control of Mode Register 3. MR3 BIT DESCRIPTION Revision Code (MR30–MR31) This bit is read ...
Page 33
MR47 COLOR BAR CONTROL MR46 0 1 INTERLACE MODE CONTROL MR47 0 INTERLACED 1 NONINTERLACED MODE REGISTER 5 MR5 (MR57–MR50) (Address (SR4–SR0) = 05H) Mode Register 8-bit-wide register. Figure 44 shows the various operations under the control ...
Page 34
ADV7192 MR67 MR66 MR67 MR66 MR65 FIELD COUNTER Mode Register 6 MR6 (MR67–MR60) (Address (SR4–SR0) = 06H) Mode Register 8-bit-wide register. Figure 45 shows the various operations under the control of Mode Register 6. MR6 BIT DESCRIPTION ...
Page 35
MR87 GAMMA ENABLE CONTROL MR86 0 1 GAMMA CURVE SELECT CONTROL MR87 0 CURVE A 1 CURVE B CLAMP/VSO Select (MR77) This bit is used to select the functionality of Pin 62. Setting this bit to 1 selects CLAMP as ...
Page 36
ADV7192 MR97 MR96 MR97 MR96 ZERO MUST BE WRITTEN MR95 MR94 TO THESE BITS Chroma Delay Control (MR94–MR95) The Chroma signal can be delayed clock cycles at 27 MHz using MR94–95. For further information see also ...
Page 37
TR17 TR16 HSYNC TO PIXEL DATA ADJUST TR17 TR16 TIMING MODE 1 (MASTER/PAL) HSYNC VSYNC This adjustment is available in both master and slave timing modes ...
Page 38
ADV7192 registers has the effect of turning the Pedestal OFF on the equiva- lent line when used in NTSC. A Logic 1 in any of the bits of these registers has the effect of turning Teletext ON on the equivalent ...
Page 39
CGMS Data (C/W16–C/W17) These bits are CGMS data bits only. C/W17 C/W16 C/W15 C/W14 C/W13 C/W17 – C/W16 C/W15 – C/W10 CGMS DATA CGMS/WSS DATA CGMS_WSS REGISTER 2 C/W1 (C/W27–C/W20) (Address (SR4–SR0) = 1BH) CGMS_WSS Register 8-bit-wide ...
Page 40
ADV7192 HUE ADJUST CONTROL REGISTER (HCR) (Address (SR5–SR0) = 20H) The hue control register is an 8-bit-wide register used to adjust the hue on the composite and chroma outputs. Figure 64 shows the operation under control of this register. HCR7 ...
Page 41
SHARPNESS RESPONSE REGISTER (PR) (Address (SR5–SR0) = 22H) The sharpness response register is an 8-bit-wide register. The four MSBs are set to 0. The four LSBs are written to in order to select a desired filter response. Figure 66 shows ...
Page 42
ADV7192 DNR17 BLOCK SIZE CONTROL DNR17 0 8 PIXELS 1 16 PIXELS DNR2 BIT DESCRIPTION DNR Input Select (DNR20–DNR22) Three bits are assigned to select the filter which is applied to the incoming Y data. The signal which lies in ...
Page 43
DNR27 DNR26 BLOCK OFFSET CONTROL DNR DNR DNR DNR • • • • • • • • • GAMMA ...
Page 44
ADV7192 BRIGHTNESS DETECT REGISTER (Address (SR5–SR0) = 34H) The Brightness Detect Register is an 8-bit-wide register used only to read back data in order to monitor the brightness/darkness of the incoming video data on a field-by-field basis. The brightness 2 ...
Page 45
BOARD DESIGN AND LAYOUT CONSIDERATIONS The ADV7192 is a highly integrated circuit containing both precision analog and high-speed digital circuitry. It has been designed to minimize interference effects on the integrity of the analog circuitry by the high-speed digital circuitry. ...
Page 46
ADV7192 UNUSED INPUTS SHOULD BE GROUNDED 4.7k 4.7 F 6.3V 27MHz CLOCK (SAME CLOCK AS USED BY MPEG2 DECODER) 4.7k POWER SUPPLY DECOUPLING FOR EACH POWER SUPPLY GROUP 10nF ...
Page 47
The ADV7192 supports closed captioning conforming to the standard television synchronizing waveform for color transmission. Closed captioning is transmitted during the blanked active line time of Line 21 of the odd fields and Line 284 of even fields. Closed captioning ...
Page 48
ADV7192 COPY GENERATION MANAGEMENT SYSTEM (CGMS) The ADV7192 supports Copy Generation Management System (CGMS) conforming to the standard. CGMS data is transmitted on Line 20 of the odd fields and Line 283 of even fields. Bits C/W05 and C/W06 control ...
Page 49
The ADV7192 supports Wide Screen Signaling (WSS) conforming to the standard. WSS data is transmitted on Line 23. WSS data can only be transmitted when the ADV7192 is configured in PAL mode. The WSS data is 14-bits long, the function ...
Page 50
ADV7192 Time the time needed by the ADV7192 to interpolate PD input data on TTX and insert it onto the CVBS or Y outputs, = 10.2 µs after the leading edge such that it appears t SYNTTXOUT ...
Page 51
If an output filter is required for the CVBS, Y, UV, Chroma and RGB outputs of the ADV7192, the following filter in Figure 84 can be used in 2× Oversampling Mode. In 4× Oversampling Mode the filter in Figure 86 ...
Page 52
ADV7192 External buffering is needed on the ADV7192 DAC outputs. The configuration in Figure 89 is recommended. When calculating absolute output full-scale current and voltage use the following equations: × OUT OUT LOAD × K)/R I ...
Page 53
The ADV7192 registers can be set depending on the user standard required. The following examples give the various register formats for several video standards. NTSC (F = 3.5795454 MHz) SC Address 00Hex Mode Register 0 01Hex Mode Register 1 02Hex ...
Page 54
ADV7192 PAL 4.43361875 MHz) SC Address 00Hex Mode Register 0 01Hex Mode Register 1 02Hex Mode Register 2 03Hex Mode Register 3 04Hex Mode Register 4 05Hex Mode Register 5 06Hex Mode Register 6 07Hex Mode Register ...
Page 55
PAL 3.57561149 MHz) SC Address 00Hex Mode Register 0 01Hex Mode Register 1 02Hex Mode Register 2 03Hex Mode Register 3 04Hex Mode Register 4 05Hex Mode Register 5 06Hex Mode Register 6 07Hex Mode Register 7 ...
Page 56
ADV7192 POWER-ON RESET REG VALUES (PAL_NTSC = 0, NTSC Selected) Address 00Hex Mode Register 0 01Hex Mode Register 1 02Hex Mode Register 2 03Hex Mode Register 3 04Hex Mode Register 4 05Hex Mode Register 5 06Hex Mode Register 6 07Hex ...
Page 57
NTSC WAVEFORMS (WITH PEDESTAL) 130.8 IRE 100 IRE 7.5 IRE 0 IRE –40 IRE 100 IRE 7.5 IRE 0 IRE –40 IRE 963.8mV 286mV (p-p) 650mV 335.2mV 0mV 100 IRE 7.5 IRE 0 IRE –40 IRE APPENDIX 9 PEAK COMPOSITE ...
Page 58
ADV7192 130.8 IRE 100 IRE 0 IRE –40 IRE 100 IRE 0 IRE –40 IRE 978mV 307mV (p-p) 650mV 283mV 0mV 100 IRE 0 IRE –40 IRE NTSC WAVEFORMS (WITHOUT PEDESTAL) PEAK COMPOSITE 1289.8mV REF WHITE 1052.2mV 714.2mV BLANK/BLACK LEVEL ...
Page 59
PAL WAVEFORMS 1284.2mV 1047.1mV 350.7mV 50.8mV 1047mV 350.7mV 50.8mV 990mV 300mV (p-p) 650mV 318mV 0mV 1050.2mV 351.8mV 51mV ADV7192 PEAK COMPOSITE REF WHITE 696.4mV BLANK/BLACK LEVEL SYNC LEVEL REF WHITE 696.4mV BLANK/BLACK LEVEL SYNC LEVEL PEAK CHROMA 672mV (p-p) BLANK/BLACK ...
Page 60
ADV7192 COLOR BAR (NTSC) FIELD = 1 LINE = 21 LUMINANCE LEVEL (IRE) 99.6 69.0 100 50 0 GRAY YELLOW CHROMINANCE LEVEL (IRE) 0.0 62.1 100 50 0 GRAY YELLOW CHROMINANCE PHASE (DEGREE) 167.3 400 200 0 GRAY YELLOW AVERAGE ...
Page 61
DG DP (NTSC) WFM FIELD = 1, LINE = 21 DIIFFERENTIAL GAIN (PERCENT) MIN = 0.00, MAX = 0.27, p-p/MAX = 0.27 0.00 0.21 0.02 0.07 2.5 1.5 0.5 –0.5 –1.5 –2 ...
Page 62
ADV7192 CHROMINANCE NONLINEARITY(NTSC) WFM FIELD = 2, LINE = 217 CHROMINANCE AMPLITUDE ERROR (PERCENT) 0.5 0 –10 20IRE 40IRE CHROMINANCE PHASE ERROR (DEGREE) –0.0 0 –5 20IRE 40IRE CHROMINANCE LUMINANCE INTERMODULATION (PERCENT OF 714 mV) 0.0 ...
Page 63
NOISE SPECTRUM (NTSC) WFM FIELD = 2, LINE = 223 AMPLITUDE (0dB = 714mV p-p) BANDWIDTH 10kHz TO FULL 20 0 –20 –40 –60 –80 –100 MHz NOISE SPECTRUM (NTSC) WFM FIELD = 2, LINE = 217 ...
Page 64
ADV7192 334mV 171mV BETACAM LEVEL 0mV 171mV 334mV 505mV 309mV 158mV BETACAM LEVEL 0mV –158mV –309mV –467mV 232mV SMPTE LEVEL 118mV 0mV –118mV –232mV –350mV UV WAVEFORMS 505mV BETACAM LEVEL 0mV 0mV 467mV BETACAM LEVEL 0mV 0mV 350mV SMPTE LEVEL ...
Page 65
OUTPUT WAVEFORMS 0.6 0.4 0.2 0.0 0.2 L608 0.0 10.0 20.0 NOISE REDUCTION: 0.00 dB APL = 39.1% 625 LINE PAL NO FILTERING SLOW CLAMP TO 0. 6.72 s 0.5 0.0 L575 0.0 10.0 20.0 APL NEEDS SYNC ...
Page 66
ADV7192 0.5 0.0 –0.5 L575 10.0 APL NEEDS SYNC = SOURCE! 625 LINE PAL SLOW CLAMP TO 0. 6.72 s 100.0 0.5 50.0 0.0 0.0 –50.0 0.0 APL = 44.6% 525 LINE NTSC SLOW CLAMP TO 0.00 V ...
Page 67
F2 L238 10.0 20.0 NOISE REDUCTION: 15.05dB APL = 44.7% 525 LINE NTSC NO FILTERING SLOW CLAMP TO 0. 6.72 s 0.4 50.0 0.2 0.0 –0.2 –50.0 –0.4 F1 L76 ...
Page 68
ADV7192 APL = 39. SOUND IN SYNC OFF APL = 45.1% YI –Q SETUP 7.5% APPENDIX 10 VECTOR PLOTS 75% 100 R ...
Page 69
OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 80-Lead LQFP (ST-80) 0.640 (16.25) SQ 0.620 (15.75) 0.063 (1.60) 0.553 (14.05) MAX SQ 0.549 (13.95) 0.030 (0.75) 80 0.020 (0.50) 1 SEATING PLANE TOP VIEW (PINS DOWN) 0.004 (0.10) 20 MAX ...