ADAV803AST Analog Devices Inc, ADAV803AST Datasheet - Page 39

no-image

ADAV803AST

Manufacturer Part Number
ADAV803AST
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADAV803AST

Single Supply Voltage (typ)
3.3V
Single Supply Voltage (min)
3V
Single Supply Voltage (max)
3.6V
Package Type
LQFP
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADAV803ASTZ
Manufacturer:
ADI
Quantity:
163
Part Number:
ADAV803ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADAV803ASTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Transmitter Message Zeros Most Significant Byte—Address 0001111 (0x0F)
Table 43. Transmitter Message Zeros Most Significant Byte Register Bit Map
7
MSBZeros7
Table 44. Transmitter Message Zeros Most Significant Byte Register Bit Description
Bit Name
MSBZeros[7:0]
Transmitter Message Zeros Least Significant Byte—Address 0010000 (0x10)
Table 45. Transmitter Message Zeros Least Significant Byte Register Bit Map
7
LSBZeros7
Table 46. Transmitter Message Zeros Least Significant Byte Register Bit Descriptions
Bit Name
LSBZeros[7:0]
Autobuffer—Address 0010001 (0x11)
Table 47. Autobuffer Register Bit Map
7
Reserved
Table 48. Autobuffer Register Bit Descriptions
Bit Name
Zero_Stuff_IU
Auto_UBits
Auto_CSBits
IU_Zeros[3:0]
Sample Rate Ratio MSB—Address 0010010 (0x12)
Table 49. Sample Rate Ratio MSB Register (Read-Only) Bit Map
7
Reserved
Table 50. Sample Rate Ratio MSB Register (Read-Only) Bit Descriptions
Bit Name
SRCRATIO[14:8]
6
MSBZeros6
6
LSBZeros6
6
Zero_Stuff_IU
6
SRCRATIO14
Description
Most significant byte of the number of zeros to be stuffed between IEC60958-3 messages (packets).
Default = 0x00.
Description
Least significant byte of the number of zeros to be stuffed between IEC60958-3 messages (packets). Default = 0x09.
Description
Enables the addition or subtraction of zeros between IUs during autobuffering of the user bits in IEC60958-3 format.
Enables the user bits to be autobuffered between the AES3/S/PDIF receiver and transmitter.
Enables the channel status bits to be autobuffered between the AES3/S/PDIF receiver and transmitter.
Sets the maximum number of zero-stuffing to be added between IUs while autobuffering up to a maximum of 8.
Description
Seven most significant bits of the15-bit sample rate ratio.
0 = No zeros added or subtracted.
1 = Zeros can be added or subtracted between IUs.
0 = User bits are not autobuffered.
1 = User bits are autobuffered.
0 = Channel status bits are not autobuffered.
1 = Channel status bits are autobuffered.
0000 = 0.
0001 = 1.
0111 = 7.
1000 = 8.
5
MSBZeros5
5
LSBZeros5
5
Auto_UBits
5
SRCRATIO13
4
MSBZeros4
4
LSBZeros4
4
Auto_CSBits
4
SRCRATIO12
Rev. A | Page 39 of 60
3
MSBZeros3
3
LSBZeros3
3
IU_Zeros3
3
SRCRATIO11
2
MSBZeros2
2
LSBZeros2
2
IU_Zeros2
2
SRCRATIO10
1
MSBZeros1
1
LSBZeros1
1
IU_Zeros1
1
SRCRATIO09
0
MSBZeros0
0
LSBZeros0
0
IU_Zeros0
0
SRCRATIO08
ADAV803

Related parts for ADAV803AST