XC3S5000-4FG900C Xilinx Inc, XC3S5000-4FG900C Datasheet - Page 101
![no-image](/images/no-image-200.jpg)
XC3S5000-4FG900C
Manufacturer Part Number
XC3S5000-4FG900C
Description
FPGA Spartan®-3 Family 5M Gates 74880 Cells 630MHz 90nm Technology 1.2V 900-Pin FBGA
Manufacturer
Xilinx Inc
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S5000-4FG900C
Package
900FBGA
Family Name
Spartan®-3
Device Logic Units
74880
Device System Gates
5000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
633
Ram Bits
1916928
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S5000-4FG900C
Manufacturer:
XILINX30
Quantity:
98
- Current page: 101 of 217
- Download datasheet (6Mb)
Table 69: Spartan-3 FPGA Pin Definitions
DS099-4 (v2.5) December 4, 2009
Product Specification
I/O: General-purpose I/O pins
I/O
I/O_Lxxy_#
DUAL: Dual-purpose configuration pins
IO_Lxxy_#/DIN/D0,
IO_Lxxy_#/D1,
IO_Lxxy_#/D2,
IO_Lxxy_#/D3,
IO_Lxxy_#/D4,
IO_Lxxy_#/D5,
IO_Lxxy_#/D6,
IO_Lxxy_#/D7
IO_Lxxy_#/CS_B
IO_Lxxy_#/RDWR_B
IO_Lxxy_#/
BUSY/DOUT
Pin Name
R
User-defined as input,
output, bidirectional,
three-state output,
open-drain output,
open-source output
User-defined as input,
output, bidirectional,
three-state output,
open-drain output,
open-source output
Input during configuration
Possible bidirectional I/O
after configuration if
SelectMap port is retained
Otherwise, user I/O after
configuration
Input during Parallel mode
configuration
Possible input after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Input during Parallel mode
configuration
Possible input after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Output during configuration
Possible output after
configuration if SelectMap
port is retained
Otherwise, user I/O after
configuration
Direction
www.xilinx.com
User I/O:
Unrestricted single-ended user-I/O pin. Supports all I/O standards
except the differential standards.
User I/O, Half of Differential Pair:
Unrestricted single-ended user-I/O pin or half of a differential pair.
Supports all I/O standards including the differential standards.
Configuration Data Port:
In Parallel (SelectMAP) modes, D0-D7 are byte-wide configuration
data pins. These pins become user I/Os after configuration unless
the SelectMAP port is retained via the Persist bitstream option.
In Serial modes, DIN (D0) serves as the single configuration data
input. This pin becomes a user I/O after configuration unless
retained by the Persist bitstream option.
Chip Select for Parallel Mode Configuration:
In Parallel (SelectMAP) modes, this is the active-Low Chip Select
signal. This pin becomes a user I/O after configuration unless the
SelectMAP port is retained via the Persist bitstream option.
Read/Write Control for Parallel Mode Configuration:
In Parallel (SelectMAP) modes, this is the active-Low Write
Enable, active-High Read Enable signal. This pin becomes a user
I/O after configuration unless the SelectMAP port is retained via
the Persist bitstream option.
Configuration Data Rate Control for Parallel Mode, Serial Data
Output for Serial Mode:
In Parallel (SelectMAP) modes, BUSY throttles the rate at which
configuration data is loaded. This pin becomes a user I/O after
configuration unless the SelectMAP port is retained via the Persist
bitstream option.
In Serial modes, DOUT provides preamble and configuration data
to downstream devices in a multi-FPGA daisy-chain. This pin
becomes a user I/O after configuration.
Spartan-3 FPGA Family: Pinout Descriptions
Description
101
Related parts for XC3S5000-4FG900C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S5000-4FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 5M STD 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FGG900I](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 5M STD 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 5M Gates 74880 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-5FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FGG900C](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 5M STD 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-5FGG900C](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 5M 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: