MPC2605ZP66 Freescale, MPC2605ZP66 Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MPC2605ZP66
Manufacturer Part Number
MPC2605ZP66
Description
Manufacturer
Freescale
Datasheet
1.MPC2605ZP66.pdf
(36 pages)
Specifications of MPC2605ZP66
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC2605ZP66
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MULTIPLE READ HITS (FAST L2 MODE)
MPC2605 in Fast L2 mode, also called data streaming
mode, are shown in Figure 4. Note that CPU DBG is
negated, except for the cycles coincident with the
MOTOROLA
DH0 – DH31,
DL0 – DL31
Back-to-back pipelined burst read hits for the
CPU DBG
L2 CLAIM
A0 – A31
CPU BG
AACK
TBST
CLK
TS
TA
LEGEND
Signal driven to the MPC2605
Signal driven by the MPC2605
High-Z
1
A
Figure 4. Multiple Burst Read Hits in Fast L2 Mode
Integrated Secondary Cache for Microprocessors
Freescale Semiconductor, Inc.
A1
2
For More Information On This Product,
That Implement PowerPC Architecture
A2
3
Go to: www.freescale.com
A3
4
B
A4
5
fourth TA of each data tenure. This is a requirement
for data streaming. Note also that DBB is not shown.
For proper operation in Fast L2 mode, the DBB pin of
the MPC2605 must be tied to a pull-up resistor.
B1
6
B2
7
B3
8
C
B4
9
C1
10
MPC2605/D
C2
11
D
C3
12
21