STPCC5HEBC STMicroelectronics, STPCC5HEBC Datasheet - Page 31

no-image

STPCC5HEBC

Manufacturer Part Number
STPCC5HEBC
Description
IC SYSTEM-ON-CHIP X86 388-PBGA
Manufacturer
STMicroelectronics
Series
-r
Datasheet

Specifications of STPCC5HEBC

Applications
Set-Top Boxes, TV
Core Processor
x86
Program Memory Type
External Program Memory
Controller Series
STPC® Consumer-II
Ram Size
External
Interface
EBI/EMI, I²C, IDE, ISA, Local Bus
Number Of I /o
-
Voltage - Supply
2.45 V ~ 3.6 V
Operating Temperature
0°C ~ 85°C
Mounting Type
*
Package / Case
*
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STPCC5HEBC
Manufacturer:
DAVICOM
Quantity:
1 001
Part Number:
STPCC5HEBC
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STPCC5HEBC
Manufacturer:
ST
0
Part Number:
STPCC5HEBCE
Manufacturer:
TE
Quantity:
200
Part Number:
STPCC5HEBCE
Manufacturer:
ST
0
3.1.4. CPC STRAP REGISTER 0 CONFIGURATION
HCLK_Strap
Bit Number Sampled
MD[3}
MD[3]
7
Bits 7-3
Bits 2-0
0
0
0
0
0
1
1
MD[2]
6
MD[2]
MD[3:2] & MD[26:24]
0
0
0
0
1
0
1
This register defaults to the values sampled on MD pins after reset
Mnemonic
Rsv
MD[26]
Table 3-1. HCLK Frequency Programming
5
MD[26]
0
0
0
0
0
0
0
Release 1.5 - January 29, 2002
Access = 0022h/0023h
Description
These pins reflect the values sampled on MD[3:2] and
MD[26:24] pins respectively and control the Host clock
frequency synthesizer as shown in
Reserved
MD[25]
4
MD[25]
0
0
1
1
0
1
0
MD[24]
3
MD[24]
0
1
0
1
1
1
1
2
Table 3-1
Rsv
STRAP OPTIONS
1
HCLK Speed
100 MHz
25 MHz
50 MHz
60 MHz
66 MHz
75 MHz
90 MHz
Regoffset = 05Fh
0
31/93

Related parts for STPCC5HEBC