AT94K10AL-25DQC Atmel, AT94K10AL-25DQC Datasheet - Page 144

• Manufacturer Part Number: AT94K10AL-25DQC
• Manufacturer: Atmel

Specifications of AT94K10AL-25DQC

• Device System Gates: 10000
• Propagation Delay Time: 12.7ns
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3V
• Operating Temperature Classification: Commercial
• Operating Temperature (min): 0C
• Operating Temperature (max): 70C
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: PQFP
• Lead Free Status / RoHS Status: Not Compliant

144
AT94KAL Series FPSLIC
The 2-wire Serial Data Register – TWDR
• Bits 7..0 - TWD: 2-wire Serial Data Register
These eight bits constitute the next data byte to be transmitted, or the latest data byte received
on the 2-wire Serial Bus.
In transmit mode, TWDR contains the next byte to be transmitted. In receive mode, the TWDR
contains the last byte received. It is writable while the 2-wire Serial Interface is not in the process
of shifting a byte. This occurs when the 2-wire Serial Interrupt flag (TWINT) is set by the hard-
ware. Note that the data register cannot be initialized by the user before the first interrupt occurs.
The data in TWDR remains stable as long as TWINT is set. While data is shifted out, data on the
bus is simultaneously shifted in. TWDR always contains the last byte present on the bus, except
after a wake up from Power-down Mode, or Power-save Mode by the 2-wire Serial Interrupt. For
example, in the case of the lost bus arbitration, no data is lost in the transition from Master-to-
Slave. Receiving the ACK flag is controlled by the 2-wire Serial Logic automatically, the CPU
cannot access the ACK bit directly.
The 2-wire Serial (Slave) Address Register – TWAR
• Bits 7..1 - TWA: 2-wire Serial Slave Address Register
These seven bits constitute the Slave address of the 2-wire Serial Bus interface unit.
• Bit 0 - TWGCE: 2-wire Serial General Call Recognition Enable Bit
This bit enables, if set, the recognition of the General Call given over the 2-wire Serial Bus.
The TWAR should be loaded with the 7-bit Slave address (in the seven most significant bits of
TWAR) to which the 2-wire Serial Interface will respond when programmed as a Slave transmit-
ter or receiver, and not needed in the Master modes. The LSB of TWAR is used to enable
recognition of the general call address ($00). There is an associated address comparator that
looks for the Slave address (or general call address if enabled) in the received serial address. If
a match is found, an interrupt request is generated.
Bit
$1F ($3F)
Read/Write
Initial Value
Bit
$1E ($3E)
Read/Write
Initial Value
7
MSB
R/W
1
7
MSB
R/W
1
6
R/W
1
6
R/W
1
5
R/W
1
5
R/W
1
4
R/W
1
4
R/W
1
3
R/W
1
3
R/W
1
2
R/W
1
2
R/W
1
1
R/W
1
1
LSB
R/W
1
R/W
0
LSB
1
0
TWGCE
R/W
0
1138I–FPSLI–1/08
TWDR
TWAR