ADCMP600BRJZ-R2 Analog Devices Inc, ADCMP600BRJZ-R2 Datasheet - Page 10

• Manufacturer Part Number: ADCMP600BRJZ-R2
• Description: Comparator Single R-R I/P 5.5V 5-Pin SOT-23 T/R
• Manufacturer: Analog Devices Inc
• Type: General Purposer

Specifications of ADCMP600BRJZ-R2

• Package: 5SOT-23
• Typical Voltage Gain Range: 70 to 90 dB
• Rail To Rail: Rail to Rail Input
• Number Of Channels Per Chip: 1
• Minimum Single Supply Voltage: 2.5 V
• Power Supply Type: Single
• Number Of Elements: 1
• Output Type: CMOS, TTL
• Voltage - Supply: 2.5 V ~ 5.5 V
• Mounting Type: Surface Mount
• Package / Case: SC-74A, SOT-753
• Comparator Type: High Speed
• No. Of Comparators: 1
• Response Time: 3.5ns
• Ic Output Type: CMOS, TTL
• Supply Voltage Range: 2.5V To 5.5V
• Amplifier Case Style: SOT-23
• No. Of Pins: 5
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADCMP600/ADCMP601/ADCMP602
APPLICATION INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP600/ADCMP601/ADCMP602 comparators are very
high speed devices. Despite the low noise output stage, it is essential
to use proper high speed design techniques to achieve the specified
performance. Because comparators are uncompensated amplifiers,
feedback in any phase relationship is likely to cause oscillations or
undesired hysteresis. Of critical importance is the use of low
impedance supply planes, particularly the output supply plane
(V
recommended as part of a multilayer board. Providing the lowest
inductance return path for switching currents ensures the best
possible performance in the target application.
It is also important to adequately bypass the input and output
supplies. Multiple high quality 0.01 µF bypass capacitors should
be placed as close as possible to each of the V
pins and should be connected to the GND plane with redundant
vias. At least one of these should be placed to provide a physically
short return path for output currents flowing back from ground
to the V
carefully selected for minimum inductance and ESR. Parasitic
layout inductance should also be strictly controlled to maximize
the effectiveness of the bypass at high frequencies.
If the package allows and the input and output supplies have
been connected separately such that V
taken to bypass each of these supplies separately to the GND
plane. A bypass capacitor should never be connected between
them. It is recommended that the GND plane separate the V
and V
minimize coupling between the two supplies and to take
advantage of the additional bypass capacitance from each
respective supply to the ground plane. This enhances the
performance when split input/output supplies are used. If the
input and output supplies are connected together for single-supply
operation such that V
is unavoidable; however, careful board placement can help keep
output return currents away from the inputs.
TTL-/CMOS-COMPATIBLE OUTPUT STAGE
Specified propagation delay performance can be achieved only
by keeping the capacitive load at or below the specified minimums.
The outputs of the devices are designed to directly drive one
Schottky TTL or three low power Schottky TTL loads or the
equivalent. For large fan outputs, buses, or transmission lines,
use an appropriate buffer to maintain the excellent speed and
stability of the comparator.
With the rated 5 pF load capacitance applied, more than half of
the total device propagation delay is output stage slew time,
even at 2.5 V V
as V
appear as excess delay dispersion.
CCO
CCO
) and the ground plane (GND). Individual supply planes are
CCO
decreases, and instability in the power supply may
CC
planes when the circuit board layout is designed to
pin. High frequency bypass capacitors should be
CC
. Because of this, the total prop delay decreases
CCI
= V
CCO
, coupling between the two supplies
CCI
≠ V
CCI
CCO
and V
, care should be
CCO
supply
Rev. A | Page 10 of 16
CCI
This delay is measured to the 50% point for the supply in use;
therefore, the fastest times are observed with the V
2.5 V, and larger values are observed when driving loads that
switch at other levels.
When duty cycle accuracy is critical, the logic being driven
should switch at 50% of V
minimized. When in doubt, it is best to power V
entire device from the logic supply and rely on the input PSRR
and CMRR to reject noise.
Overdrive and input slew rate dispersions are not significantly
affected by output loading and V
The TTL-/CMOS-compatible output stage is shown in the
simplified schematic diagram (Figure 17). Because of its
inherent symmetry and generally good behavior, this output
stage is readily adaptable for driving various filters and other
unusual loads.
USING/DISABLING THE LATCH FEATURE
The latch input is designed for maximum versatility. It can
safely be left floating for fixed hysteresis or be tied to V
remove the hysteresis, or it can be driven low by any standard
TTL/CMOS device as a high speed latch.
In addition, the pin can be operated as a hysteresis control pin
with a bias voltage of 1.25 V nominal and an input resistance of
approximately 7000 Ω. This allows the comparator hysteresis to
be easily and accurately controlled by either a resistor or an
inexpensive CMOS DAC.
Hysteresis control and latch mode can be used together if an
open drain, an open collector, or a three-state driver is connected
parallel to the hysteresis control resistor or current source.
Due to the programmable hysteresis feature, the logic threshold
of the latch pin is approximately 1.1 V regardless of V
+IN
–IN
GAIN STAGE
A
V
Figure 17. Simplified Schematic Diagram of
TTL-/CMOS-Compatible Output Stage
OUTPUT STAGE
CC
and load capacitance should be
A1
A2
CC
variations.
V
LOGIC
Q1
Q2
CCO
OUTPUT
CC
or the
supply at
CC
CC
.
to