LFXP2-8E-6FTN256C Lattice, LFXP2-8E-6FTN256C Datasheet - Page 29

• Manufacturer Part Number: LFXP2-8E-6FTN256C
• Description: IC DSP 8KLUTS 201I/O 256FTBGA
• Manufacturer: Lattice

Specifications of LFXP2-8E-6FTN256C

• Number Of Logic Elements/cells: *
• Number Of Labs/clbs: *
• Total Ram Bits: 226304
• Number Of I /o: 201
• Number Of Gates: -
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: *
• Operating Temperature: 0°C ~ 85°C
• Package / Case: *
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 220-1109

Lattice Semiconductor
Programmable I/O Cells (PIC)
Each PIC contains two PIOs connected to their respective sysIO buffers as shown in Figure 2-25. The PIO Block
supplies the output data (DO) and the tri-state control signal (TO) to the sysIO buffer and receives input from the
buffer. Table 2-11 provides the PIO signal list.
Figure 2-25. PIC Diagram
Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as “T” and “C”) as shown in Figure 2-25.
The PAD Labels “T” and “C” distinguish the two PIOs. Approximately 50% of the PIO pairs on the left and right
edges of the device can be configured as true LVDS outputs. All I/O pairs can operate as inputs.
DDRCLKPOL
1. Signals are available on left/right/bottom edges only.
2. Selected blocks.
DQSXFER
ONEG2
QNEG0
QNEG1
OPOS2
QPOS0
QPOS1
OPOS1
ONEG1
OPOS0
ONEG0
ECLK1
ECLK2
IPOS0
IPOS1
GSRN
INCK
INDD
INFF
DQS
CLK
LSR
DEL
CE
TD
1
1
1
1
1
1
2
1
1
Control
Muxes
CLK1
CLK0
CEO
GSR
LSR
CEI
2-26
PIOA
Register
Register
Register
Tristate
Output
Block
Block
Block
Input
PIOB
IOLD0
IOLT0
DI
LatticeXP2 Family Data Sheet
Buffer
sysIO
PADB
PADA
“C”
“T”
Architecture