SI5319B-C-GMR Silicon Laboratories Inc, SI5319B-C-GMR Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI5319B-C-GMR
Manufacturer Part Number
SI5319B-C-GMR
Description
IC CLOCK MULT/ATTENUATOR 36QFN
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI5319C-C-GMR.pdf
(50 pages)
Specifications of SI5319B-C-GMR
Input
*
Output
*
Frequency - Max
*
Voltage - Supply
*
Operating Temperature
*
Mounting Type
Surface Mount
Package / Case
36-VQFN
Frequency-max
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Option 1:
Option 2:
O p tio n 1 :
O p tio n 2 :
Crystal 114.285 MHz
C rysta l 11 4.2 8 5 M H z
Control Mode (H)
Crystal/Ref Clk Rate
C rysta l/R ef C lk R a te
C o n tro l M o de (L)
Reset
R ese t
Refclk–
Refclk+
130
R efclk+
R efclk–
82
1 3 0
8 2
Figure 5. Si5319 Typical Application Circuit (SPI Control Mode)
Figure 4. Si5319 Typical Application Circuit (I
V
V
DD
D D
= 3.3 V
= 3.3 V
V
V
D D
DD
15 k
15 k
1 5 k
1 5 k
130
82
1 3 0
8 2
0.1 µ F
0.1 µ F
0.1 µF
0.1 µF
Notes:
N o tes:
S yste m
System
Supply
P ow e r
S u p p ly
Power
X A
X B
R A T E [1 :0 ]
X A
X B
C M O D E
R S T
C K IN +
C K IN –
CMODE
RST
1. Assumes differential LVPECL termination (3.3 V) on clock inputs.
2. Denotes tri-level input pins with states designated as L (ground), M (VDD/2), and H (VDD).
1 . A ssu m es d iffe re n tia l LV P E C L te rm in atio n (3 .3 V ) on clo ck in pu ts.
2 . D en o te s tri-leve l inp u t pins w ith sta te s de sig na te d a s L (g ro u n d), M (V D D /2 ), a n d H (V D D ).
CKIN+
CKIN–
XA
XB
RATE[1:0]
XA
XB
2
2
F errite
B e ad
Ferrite
Bead
S i53 1 9
Si5319
C
C
C
C
Rev. 1.0
1
2
3
4
C
C
C
C
1
2
3
4
1 µ F
0.1 µ F
0.1 µ F
0.1 µ F
1 µF
0.1 µF
0.1 µF
0.1 µF
C K O U T +
C K O U T –
IN T _C B
A [2:0]
CKOUT–
CKOUT+
S D A
S C L
INT_CB
L O L
C S
SCLK
SDO
LOL
SDI
CS
SS
2
C Control Mode)
0.1 µ F
0.1 µ F
0.1 µF
0.1 µF
1 0 0
In te rrup t/C K IN Inva lid Ind ica to r
P LL L o ss o f L ock In d icator
S e ria l P ort A d d re ss
S e ria l D ata
S e ria l C lo ck
X ta l/C lo ck S e le ct
100
Interrupt/CLKIN Invalid Indicator
PLL Loss of Lock Indicator
Slave Select
Serial Data Out
Serial Data In
Serial Clock
Xtal/Clock Select
+
–
+
–
I
2
C In te rfa ce
SPI Interface
Si5319
15