SI5330A-A00200-GM Silicon Laboratories Inc, SI5330A-A00200-GM Datasheet - Page 6
![IC BUFFER LVPECL DIFF 4OUT 24QFN](/photos/6/52/65236/si5330a-a00200-gm_sml.jpg)
SI5330A-A00200-GM
Manufacturer Part Number
SI5330A-A00200-GM
Description
IC BUFFER LVPECL DIFF 4OUT 24QFN
Manufacturer
Silicon Laboratories Inc
Type
Fanout Buffer (Distribution), Translatorr
Datasheet
1.SI5330C-A00207-GM.pdf
(20 pages)
Specifications of SI5330A-A00200-GM
Number Of Circuits
1
Ratio - Input:output
1:4
Differential - Input:output
Yes/Yes
Input
CML, CMOS, HCSL, HSTL, LVDS, LVPECL, LVTTL, SSTL
Output
LVPECL
Frequency - Max
710MHz
Voltage - Supply
1.71 V ~ 3.63 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-QFN
Frequency-max
710MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
336-1549-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI5330A-A00200-GM
Manufacturer:
Silicon Labs
Quantity:
135
Si5330
6
Table 6. Input and Output Clock Characteristics
(V
Parameter
Input Clock (AC Coupled Differential Input Clocks on Pin IN1/2)
Frequency
Differential Voltage Swing
Rise/Fall Time
Duty Cycle
Input Impedance
Input Capacitance
Input Clock (DC-Coupled Single-Ended Input Clock on Pin IN3)
Frequency
Input Voltage
Input Voltage Swing
(CMOS Standard)
Rise/Fall Time
Duty Cycle
Input Capacitance
Output Clocks (Differential)
Frequency
LVPECL Output Voltage
LVDS Output Voltage
(2.5/3.3 V)
LVDS Output Voltage
(1.8 V)
HCSL Output Voltage
Rise/Fall Time
Duty Cycle*
Output Clocks (Single-Ended)
Frequency
DD
= 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, T
Symbol
V
V
V
V
f
f
t
t
V
V
V
V
t
V
R
C
C
DC
DC
OUT
SEPP
SEPP
SEPP
SEPP
DC
OUT
R
R
R
f
f
V
OC
OC
OC
OC
IN
PP
IN
/t
/t
/t
IN
IN
IN
I
F
F
F
200 MHz, Tr/Tf = 1.3 ns
peak-to-peak single-
peak-to-peak single-
peak-to-peak single-
peak-to-peak single-
350 MHz < CLKn <
CKn < 350 MHz
Test Condition
LVPECL, LVDS
common mode
common mode
common mode
common mode
710 MHz input
ended swing
ended swing
ended swing
ended swing
SSTL, HSTL
20%–80%
20%–80%
20%–80%
< 1 ns tr/tf
< 2 ns tr/tf
710 MHz
CMOS
CMOS
HCSL
A
Rev. 0.35
= –40 to 85 °C)
1.125
0.575
0.35
–0.1
0.55
0.25
0.25
Min
0.4
0.8
0.8
10
45
40
—
—
—
—
—
—
—
—
5
5
5
5
5
5
V
0.875
0.375
0.725
1.4 V
DDO
0.35
0.35
Typ
3.5
0.8
1.2
50
50
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
2
–
1.275
0.400
Max
3.63
3.73
0.96
0.45
0.95
0.45
0.85
710
200
710
250
450
200
350
2.4
1.0
55
60
—
—
—
—
—
—
4
Units
MHz
MHz
MHz
MHz
MHz
MHz
V
Vpp
V
V
V
V
k
pF
pF
ns
ns
ps
%
%
%
%
V
V
V
V
V
PP
PP
PP
PP
PP