AD9517-4BCPZ Analog Devices Inc, AD9517-4BCPZ Datasheet - Page 52

• Manufacturer Part Number: AD9517-4BCPZ
• Description: IC CLOCK GEN 1.8GHZ VCO 48-LFCSP
• Manufacturer: Analog Devices Inc
• Type: Clock Generator, Fanout Distributionr

Specifications of AD9517-4BCPZ

• Design Resources: High Performance, Dual Channel IF Sampling Receiver (CN0140)
• Pll: Yes
• Input: CMOS, LVDS, LVPECL
• Output: CMOS, LVDS, LVPECL
• Number Of Circuits: 1
• Ratio - Input:output: 1:12
• Differential - Input:output: Yes/Yes
• Frequency - Max: 1.8GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-LFCSP
• Frequency-max: 1.8GHz
• Clock Ic Type: Clock Generator
• Ic Interface Type: Serial
• Frequency: 1.8GHz
• No. Of Outputs: 12
• Supply Current: 100µA
• Supply Voltage Range: 3.135V To 3.465V
• Digital Ic Case Style: LFCSP
• Rohs Compliant: Yes
• For Use With: AD9517-4/PCBZ - BOARD EVALUATION AD9517-4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9517-4
Table 49. Serial Control Port, 16-Bit Instruction Word, MSB First
MSB
I15
R/W
SCLK
SCLK
SCLK
SDIO
SDIO
SDIO
SDO
CS
CS
CS
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON’T CARE
SCLK
SDIO
CS
DON’T CARE
I14
W1
R/W
DON’T CARE
DON’T CARE
W1
R/W
A0 A1 A2 A3
W0
W1
16-BIT INSTRUCTION HEADER
A12
I13
W0
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
W0
A12
t
S
R/W
A11 A10 A9 A8 A7
A4
I12
A12 = 0
16-BIT INSTRUCTION HEADER
16-BIT INSTRUCTION HEADER
t
A5 A6 A7 A8
Figure 65. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
DS
W1
Figure 63. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes Data
Figure 64. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes Data
Figure 67. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes Data
SCLK
SDIO
SDO
W0
t
CS
DH
I11
A11 = 0
Figure 66. Timing Diagram for Serial Control Port Register Read
A12
A6 A5
A9 A10 A11 A12
t
LOW
A11
I10
A10 = 0
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
A4 A3 A2
REGISTER (N) DATA
DATA BIT N
A10
t
HIGH
W0
t
Rev. B | Page 52 of 80
DV
A9
I9
A9
A1 A0
W1
t
CLK
R/W
A8
D0
D7 D6 D5 D4 D3
DATA BIT N – 1
REGISTER (N – 1) DATA
I8
A8
A7
D1
REGISTER (N) DATA
REGISTER (N) DATA
D2 D3 D4
A6
I7
A7
A5
D2 D1 D0 D7
D5 D6 D7
I6
A6
D4
REGISTER (N – 2) DATA
D3
I5
A5
D0
D2
D6 D5
REGISTER (N – 1) DATA
D1 D2
REGISTER (N + 1) DATA
I4
A4
D1
D4 D3 D2
D3 D4 D5
I3
A3
D0
REGISTER (N – 3) DATA
t
C
D1 D0
D6
I2
A2
DON’T CARE
DON’T CARE
D7
I1
A1
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON’T CARE
DON’T
CARE
LSB
I0
A0