DS1372U+ Maxim Integrated Products, DS1372U+ Datasheet
DS1372U+
Specifications of DS1372U+
Related parts for DS1372U+
DS1372U+ Summary of contents
Page 1
... Operating Voltage Range ♦ 1.3V to 5.5V Timekeeping Operating Range ♦ -40°C to +85°C Operating Temperature Range ♦ 8-Pin µSOP V CC PART SQW/INT SCL DS1372U+ SDA + Denotes a lead-free package. This symbol also appears on the top mark. Windows Media is a registered trademark of Microsoft Corp CRYSTAL CC ...
Page 2
I C, 32-Bit, Binary Counter Clock with 64-Bit ID ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground…. .-0.3V to +6.0V Continuous Power Dissipation (T = +70°C) A (derate 4.5mW/°C above +70°C) ……………………. ....360mW Stresses beyond those ...
Page 3
I C, 32-Bit, Binary Counter Clock with 64-Bit ID ELECTRICAL CHARACTERISTICS (continued 2.4V to 5.5V -40°C to +85°C, unless otherwise noted.) (Note PARAMETER SYMBOL Data Setup Time (Note 10) t Rise Time ...
Page 4
I C, 32-Bit, Binary Counter Clock with 64-Bit ID PIN NAME Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a 12.5pF specified load capacitance ( X1, X2 ...
Page 5
I C, 32-Bit, Binary Counter Clock with 64-Bit ID Detailed Description The DS1372 is a 32-bit binary counter designed to con- tinuously count time in seconds. An additional counter is provided that can generate a periodic alarm. An interrupt ...
Page 6
I C, 32-Bit, Binary Counter Clock with 64-Bit ID Alarm Operation The alarm counter is a 24-bit counter in the address range 04h–06h. When the alarm counter is written, a seed register is written with the alarm counter value. ...
Page 7
I C, 32-Bit, Binary Counter Clock with 64-Bit ID Special Purpose Registers The DS1372 has two additional registers that control the alarm counter and interrupts: Control Register (07h) and Status Register (08h). Bit # 7 6 Name ACE Reset ...
Page 8
I C, 32-Bit, Binary Counter Clock with 64-Bit ID Bit # 7 6 Name OSF 0 Reset 1 0 Status Register (08h) Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit indicates that the oscillator either ...
Page 9
I C, 32-Bit, Binary Counter Clock with 64-Bit ID SDA t BUF t LOW SCL t HD:STA STOP START 2 Figure 4. Data Transfer Serial Bus SDA MSB SLAVE ADDRESS SCL 1 2 START CONDITION 2 ...
Page 10
I C, 32-Bit, Binary Counter Clock with 64-Bit ID Accordingly, the following bus conditions have been defined: Bus not busy: Both data and clock lines remain high. Start data transfer: A change in the state of the data line ...
Page 11
I C, 32-Bit, Binary Counter Clock with 64-Bit ID 2) Slave transmitter mode (DS1372 read mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the ...
Page 12
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2007 Maxim Integrated Products For the latest package outline information www ...