ISL12058IBZ-T Intersil, ISL12058IBZ-T Datasheet - Page 13

no-image

ISL12058IBZ-T

Manufacturer Part Number
ISL12058IBZ-T
Description
IC RTC/CALENDAR I2C-BUS 8-SOIC
Manufacturer
Intersil
Type
Clock/Calendar/Alarmr
Datasheet

Specifications of ISL12058IBZ-T

Time Format
HH:MM:SS (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL12058IBZ-T
Manufacturer:
Intersil
Quantity:
4 350
Part Number:
ISL12058IBZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Protocol Conventions
Data states on the SDA line can change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (see Figure 7). On
power-up of the ISL12058, the SDA pin is in the input mode.
All I
which is a HIGH to LOW transition of SDA while SCL is HIGH.
The ISL12058 continuously monitors the SDA and SCL lines
for the START condition and does not respond to any
command until this condition is met (see Figure 7). A START
condition is ignored during the power-up sequence.
All I
condition, which is a LOW to HIGH transition of SDA while SCL
is HIGH (see Figure 7). A STOP condition at the end of a read
2
2
C interface operations must begin with a START condition,
C interface operations must be terminated by a STOP
SDA OUTPUT FROM
SDA OUTPUT FROM
TRANSMITTER
SCL FROM
RECEIVER
SDA
SCL
MASTER
13
START
FIGURE 7. VALID DATA CHANGES, START, AND STOP CONDITIONS
START
FIGURE 8. ACKNOWLEDGE RESPONSE FROM RECEIVER
HIGH IMPEDANCE
1
STABLE
DATA
ISL12058
CHANGE
DATA
operation or at the end of a write operation to memory only
places the device in its standby mode.
An acknowledge (ACK) is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after transmitting
8 bits. During the ninth clock cycle, the receiver pulls the SDA
line LOW to acknowledge the reception of the 8 bits of data
(see Figure 8).
The ISL12058 responds with an ACK after recognition of a
START condition followed by a valid Identification Byte, and
once again after successful receipt of an Address Byte. The
ISL12058 also responds with an ACK after receiving a Data
Byte of a write operation. The master must respond with an
ACK after receiving a Data Byte of a read operation.
STABLE
DATA
8
HIGH IMPEDANCE
STOP
ACK
9
June 15, 2009
FN6756.0

Related parts for ISL12058IBZ-T