AD73311ARZ Analog Devices Inc, AD73311ARZ Datasheet - Page 24
![IC PROCESSOR FRONT END LP 20SOIC](/photos/6/50/65038/505-20-soic_sml.jpg)
AD73311ARZ
Manufacturer Part Number
AD73311ARZ
Description
IC PROCESSOR FRONT END LP 20SOIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD73311ARZ.pdf
(36 pages)
Specifications of AD73311ARZ
Number Of Bits
16
Number Of Channels
2
Power (watts)
50mW
Voltage - Supply, Analog
3V
Voltage - Supply, Digital
3V
Package / Case
20-SOIC (7.5mm Width)
No. Of Adcs
1
No. Of Dacs
1
No. Of Input Channels
1
No. Of Output Channels
1
Adc / Dac Resolution
16bit
Adcs / Dacs Signal To Noise Ratio
75dB
Sampling Rate
64kSPS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD73311ARZ
Manufacturer:
AD
Quantity:
8 944
Part Number:
AD73311ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD73311ARZ-REEL
Manufacturer:
AD
Quantity:
7 014
AD73311
It is also possible to subsample the DAC—update at a lower rate
than the sampling rate—to reduce the overhead on the DSP.
This, however, results in imaging of the subsampled bandwidth
into the normal bandwidth, which implies that higher perfor-
mance external anti-imaging filtering must be used to eliminate
the images.
The interpolator input also provides a minimum group delay
realization in situations where that is critical. Further reduction
in group delay is possible by accessing the digital sigma-delta
input at the expense of lower attenuation of images due to any
repetition of input samples. Figure 21 shows the spectral
response of the decoder being sampled at 64 kHz with its inter-
polator bypassed.
Decoder Group Delay
The interpolator roll-off is mainly due to its sync-cubed function
characteristic, which has an inherent group delay given by the
equation.
where:
The analog section has a group delay of approximately 25 µs.
Order is the interpolator order (= 3),
L is the interpolation factor (= 32) and
(= 1/2.048e6)
=> Group Delay (Interpolator)
= 3*(32-1)/2*(1/2.048e6)
= 22.7 µs
Tint is the interpolation sample interval
Group Delay (Interpolator) = Order × (L – 1)/2) × Tint
–100
–120
–140
–20
–40
–60
–80
0
0
5
10
FREQUENCY – kHz
15
S/N+D = 58.557732
20
25
30
32
DESIGN CONSIDERATIONS
Analog Input
The analog input signal to the codec can be dc coupled, pro-
vided that the dc bias level of the input signal is the same as the
internal reference level (REFOUT). Figure 22 shows the recom-
mended differential input circuit for the AD73311’s analog
input pins (VIN). The circuit of Figure 22 implements first-
order low-pass filters with a 3 dB point at 34 kHz; these are the
only filters that must be implemented external to the AD73311
to prevent aliasing of the sampled signal. Since the codec’s ADC
uses a highly oversampled approach that transfers the bulk of
the antialiasing filtering into the digital domain, the off-chip
antialiasing filter need only be of a low order. It is recommended
that for optimum performance that the capacitors used for the
antialiasing filter be of high quality dielectric (NPO).
The AD73311’s on-chip 38 dB preamplifier can be enabled when
there is not enough gain in the input circuit; the preamplifier is
configured by bits IGS0–2 of CRD. The total gain must be
configured to ensure that a full-scale input signal produces a
signal level at the input to the sigma-delta modulator of the
ADC that does not exceed the maximum input range.
The dc biasing of the analog input signal is accomplished with
an on-chip voltage reference. If the input signal is not biased at
the internal reference level (via REFOUT), then it must be ac-
coupled with external coupling capacitors. C
or larger. The dc biasing of the input can then be accomplished
using resistors to REFOUT as in Figure 23.
V
IN
TO INPUT BIAS
V
TO INPUT BIAS
IN
CIN
CIN
CIRCUITRY
CIRCUITRY
100
100
0.047 F
0.047 F
100
100
0.1 F
0.047 F
0.1 F
REFOUT
0.047 F
REFOUT
10k
10k
VINP
VINN
REFCAP
VINP
VINN
REFCAP
IN
REFERENCE
AD73311
should be 0.1 µF
VOLTAGE
REFERENCE
AD73311
VOLTAGE