CS5531-ASZ Cirrus Logic Inc, CS5531-ASZ Datasheet - Page 14
![IC ADC 16BIT 2CH W/LNA 20SSOP](/photos/6/60/66057/cs5531-asz_sml.jpg)
CS5531-ASZ
Manufacturer Part Number
CS5531-ASZ
Description
IC ADC 16BIT 2CH W/LNA 20SSOP
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS5531-ASZ.pdf
(50 pages)
Specifications of CS5531-ASZ
Number Of Converters
1
Package / Case
20-SSOP
Number Of Bits
16
Sampling Rate (per Second)
3.84k
Data Interface
Serial
Power Dissipation (max)
45mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Number Of Adc Inputs
4
Architecture
Delta-Sigma
Conversion Rate
6.25 SPs to 3840 SPs
Resolution
16 bit
Input Type
Voltage
Interface Type
Serial (3-Wire)
Voltage Reference
2.5 V
Maximum Power Dissipation
500 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1111-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS5531-ASZ
Manufacturer:
CIRRUS
Quantity:
210
Part Number:
CS5531-ASZ
Manufacturer:
CIRRUS
Quantity:
20 000
2.1.4. No Offset DAC
An offset DAC was not included in the CS553X
family because the high dynamic range of the con-
verter eliminates the need for one. The offset regis-
ter can be manipulated by the user to mimic the
function of a DAC if desired.
2.2. Overview of ADC Register Structure
and Operating Modes
The CS5531/32/33/34 ADCs have an on-chip con-
troller, which includes a number of user-accessible
registers. The registers are used to hold offset and
gain calibration results, configure the chip's operat-
ing modes, hold conversion instructions, and to
store conversion data words. Figure 6 depicts a
block diagram of the on-chip controller’s internal
registers.
Each of the converters has 32-bit registers to func-
tion as offset and gain calibration registers for each
channel. The converters with two channels have
two offset and two gain calibration registers, the
14
Offset Registers (4 x 32)
Power Save Select
Reset System
Input Short
Guard Signal
Voltage Reference Select
Output Latch
Output Latch Select
Offset/Gain Select
Filter Rate Select
Offset 2 (1 x 32)
Offset 3 (1 x 32)
Offset 4 (1 x 32)
Offset 1 (1 x 32)
Configuration Register (1 x 32)
Figure 6. CS5531/32/33/34 Register Diagram
Gain Registers (4 x 32)
Gain 1 (1 x 32)
Gain 2 (1 x 32)
Gain 3 (1 x 32)
Gain 4 (1 x 32)
Channel Select
Gain
W ord Rate
Unipolar/Bipolar
Output Latch
Delay Time
Open Circuit Detect
Offset/Gain Pointer
converters with four channels have four offset and
four gain calibration registers. These registers hold
calibration results. The contents of these registers
can be read or written by the user. This allows cal-
ibration data to be off-loaded into an external EE-
PROM. The user can also manipulate the contents
of these registers to modify the offset or the gain
slope of the converter.
The converters include a 32-bit configuration reg-
ister which is used for setting options such as the
power down modes, resetting the converter, short-
ing the analog inputs, and enabling diagnostic test
bits like the guard signal.
A group of registers, called Channel Setup Regis-
ters, are used to hold pre-loaded conversion in-
structions. Each channel setup register is 32 bits
long, and holds two 16-bit conversion instructions
referred to as Setups. Upon power up, these regis-
ters can be initialized by the system microcontrol-
ler with conversion instructions. The user can then
Setup 1
(1 x 16)
Setup 3
(1 x 16)
Setup 5
(1 x 16)
Setup 7
(1 x 16)
Registers (4 x 32)
Channel Setup
Setup 2
(1 x 16)
Setup 4
(1 x 16)
Setup 6
(1 x 16)
Setup 8
(1 x 16)
CS5531/32/33/34-AS
Register (1 × 8)
Com mand
Conversion Data
Register (1 x 32)
Data (1 x 32)
Interface
Serial
CS
SDI
SDO
SCLK
DS289F5