ADC128S102CIMT/NOPB National Semiconductor, ADC128S102CIMT/NOPB Datasheet - Page 16

• Manufacturer Part Number: ADC128S102CIMT/NOPB
• Description: ADC 12BIT 8CH 0.5-1MSPS 16TSSOP
• Manufacturer: National Semiconductor
• Series: PowerWise®r

Specifications of ADC128S102CIMT/NOPB

• Number Of Bits: 12
• Sampling Rate (per Second): 1M
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 10.7mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP (0.173", 4.40mm Width)
• For Use With: ADC128S102EVAL - BOARD EVALUATION FOR ADC128S102
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: *ADC128S102CIMT; *ADC128S102CIMT/NOPB; ADC128S102CIMT

www.national.com
2.0 Applications Information
2.1 TYPICAL APPLICATION CIRCUIT
A typical application is shown in
digital supply pins are both powered in this example by the
National LP2950 low-dropout voltage regulator. The analog
supply is bypassed with a capacitor network located close to
2.2 POWER SUPPLY CONSIDERATIONS
There are three major power supply concerns with this prod-
uct: power supply sequencing, power management, and the
effect of digital supply noise on the analog supply.
2.2.1 Power Supply Sequence
The ADC128S102 is a dual-supply device. The two supply
pins share ESD resources, so care must be exercised to en-
sure that the power is applied in the correct sequence. To
avoid turning on the ESD diodes, the digital supply (V
not exceed the analog supply (V
Therefore, V
2.2.2 Power Management
The ADC128S102 is fully powered-up whenever CS is low
and fully powered-down whenever CS is high, with one ex-
ception. If operating in continuous conversion mode, the AD-
C128S102 automatically enters power-down mode between
SCLK's 16th falling edge of a conversion and SCLK's 1st
falling edge of the subsequent conversion (see
In continuous conversion mode, the ADC128S102 can per-
form multiple conversions back to back. Each conversion
requires 16 SCLK cycles and the ADC128S102 will perform
conversions continuously as long as CS is held low. Contin-
uous mode offers maximum throughput.
In burst mode, the user may trade off throughput for power
consumption by performing fewer conversions per unit time.
This means spending more time in power-down mode and
less time in normal mode. By utilizing this technique, the user
can achieve very low sample rates while still utilizing an SCLK
frequency within the electrical specifications. The Power Con-
sumption vs. SCLK curve in the Typical Performance Curves
section shows the typical power consumption of the AD-
C128S102. To calculate the power consumption (P
multiply the fraction of time spent in the normal mode (t
the normal mode power consumption (P
tion of time spent in shutdown mode (t
A
must ramp up before or concurrently with V
Figure
A
) by more than 300 mV.
8. The split analog and
N
S
), and add the frac-
) multiplied by the
FIGURE 8. Typical Application Circuit
Figure
C
), simply
D
) can-
1).
N
) by
D
.
16
the ADC128S102. The digital supply is separated from the
analog supply by an isolation resistor and bypassed with ad-
ditional capacitors. The ADC128S102 uses the analog supply
(V
kept as clean as possible. Due to the low power requirements
of the ADC128S102, it is also possible to use a precision ref-
erence as a power supply.
shutdown mode power consumption (P
9.
2.2.3 Power Supply Noise Considerations
The charging of any output load capacitance requires current
from the digital supply, V
the supply to charge the output capacitance will cause voltage
variations on the digital supply. If these variations are large
enough, they could degrade SNR and SINAD performance of
the ADC. Furthermore, if the analog and digital supplies are
tied directly together, the noise on the digital supply will be
coupled directly into the analog supply, causing greater per-
formance degradation than would noise on the digital supply
alone. Similarly, discharging the output capacitance when the
digital output goes from a logic high to a logic low will dump
current into the die substrate, which is resistive. Load dis-
charge currents will cause "ground bounce" noise in the sub-
strate that will degrade noise performance if that current is
large enough. The larger the output capacitance, the more
current flows through the die substrate and the greater the
noise coupled into the analog channel.
The first solution to keeping digital noise out of the analog
supply is to decouple the analog and digital supplies from
each other or use separate supplies for them. To keep noise
out of the digital supply, keep the output load capacitance as
small as practical. If the load capacitance is greater than 50
pF, use a 100 Ω series resistor at the ADC output, located as
close to the ADC output pin as practical. This will limit the
charge and discharge current of the output capacitance and
improve noise performance. Since the series resistor and the
A
) as its reference voltage, so it is very important that V
FIGURE 9. Power Consumption Equation
D
. The current pulses required from
S
) as shown in
20136115
20136113
Figure
A
be