AD7705BRZ Analog Devices Inc, AD7705BRZ Datasheet - Page 28

no-image

AD7705BRZ

Manufacturer Part Number
AD7705BRZ
Description
IC ADC 16BIT 2CH 16-SOIC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7705BRZ

Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Bits
16
Sampling Rate (per Second)
500
Number Of Converters
1
Power Dissipation (max)
1mW
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.300", 7.50mm Width)
Resolution (bits)
16bit
Input Channel Type
Differential
Supply Current
1.3mA
Digital Ic Case Style
SOIC
No. Of Pins
16
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD7705EBZ - BOARD EVALUATION FOR AD7705
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7705BRZ
Manufacturer:
ADI
Quantity:
2 000
Part Number:
AD7705BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7705BRZ-REEL
Manufacturer:
Analog Devices Inc.
Quantity:
500
Part Number:
AD7705BRZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD7705/AD7706
THEORY OF OPERATION
CLOCKING AND OSCILLATOR CIRCUIT
The AD7705/AD7706 each require a master clock input, which
can be an external CMOS-compatible clock signal applied to
the MCLK IN pin with the MCLK OUT pin left unconnected.
Alternatively, a crystal or ceramic resonator of the correct
frequency can be connected between MCLK IN and
MCLK OUT, as shown in Figure 17. In this case, the clock
circuit functions as an oscillator, providing the clock source for
the part. The input sampling frequency, modulator sampling
frequency, –3 dB frequency, output update rate, and calibration
time are directly related to the master clock frequency, f
Reducing the master clock frequency by a factor of two halves
the above frequencies and update rate and doubles the
calibration time. The current drawn from the V
is also related to f
the digital part of the total V
current drawn by the analog circuitry.
Using the part with a crystal or ceramic resonator between the
MCLK IN pin and MCLK OUT pin generally causes more
current to be drawn from V
a driven clock signal at the MCLK IN pin. This is because the
on-chip oscillator circuit is active in the case of the crystal or
ceramic resonator. Therefore, the lowest possible current on the
AD7705/AD7706 is achieved with an externally applied clock at
the MCLK IN pin with MCLK OUT unconnected, unloaded, and
disabled.
The amount of additional current taken by the oscillator
depends on a number of factors. For example, the larger the
value of the capacitor (C1 and C2) placed on the MCLK IN and
MCLK OUT pins, the larger the current consumption on the
AD7705/AD7706. To avoid unnecessarily consuming current,
care should be taken not to exceed the capacitor values
recommended by the crystal and ceramic resonator manufac-
turers. Typical values for C1 and C2 are recommended by
crystal or ceramic resonator manufacturers, usually in the range
of 30 pF to 50 pF. If the capacitor values on MCLK IN and
MCLK OUT are kept in this range, they do not result in any
excessive current. Another factor that influences the current is
the effective series resistance (ESR) of the crystal that appears
between the MCLK IN and MCLK OUT pins of the AD7705/
AD7706. As a general rule, the lower the ESR value, the lower
the current taken by the oscillator circuit.
Figure 17. Crystal/Resonator Connection for the AD7705/AD7706
C1
C2
CLKIN
CRYSTAL OR
RESONATOR
CERAMIC
. Reducing f
DD
DD
than does clocking the part from
AD7705/AD7706
current, but does not affect the
MCLK IN
MCLK OUT
CLKIN
by a factor of two halves
DD
power supply
CLKIN
.
Rev. C | Page 28 of 44
When operating with a clock frequency of 2.4576 MHz, there is
a 50 μA difference in the current between an externally applied
clock and a crystal resonator operated with a V
V
by 250 μA for a crystal- or resonator-supplied clock vs. an
externally applied clock. The ESR values for crystals and
resonators at this frequency tend to be low, and, as a result,
there tends to be little difference between different crystal and
resonator types.
When operating with a clock frequency of 1 MHz, the ESR
value for different crystal types varies significantly. As a result,
the current drain varies across crystal types. When using a crystal
with an ESR of 700 Ω, or when using a ceramic resonator, the
increase in the typical current over an externally applied clock is
20 μA with V
a crystal with an ESR of 3 kΩ, the increase in the typical current
over an externally applied clock is 100 μA with V
400 μA with V
There is a start-up time before the on-chip oscillator circuit
oscillates at its correct frequency and voltage levels. Typical start-
up times with V
16 ms with a 2.4576 MHz crystal, and 20 ms with a 1 MHz crystal
oscillator. Start-up times are typically 20% slower when a 3 V
power supply is used. With 3 V supplies, depending on the loading
capacitances on the MCLK pins, a 1 MΩ feedback resistor might
be required across the crystal or resonator to keep the start-up
times around 20 ms.
The AD7705/AD7706 master clock appears on the MCLK OUT
pin of the device. The maximum recommended load on this pin
is 1 CMOS load. When using a crystal or ceramic resonator to
generate the AD7705/AD7706 clock, it might be desirable to
use this clock as the clock source for the system. In this case, it
is recommended that the MCLK OUT signal be buffered with a
CMOS buffer before being applied to the rest of the circuit.
SYSTEM SYNCHRONIZATION
The FSYNC bit of the setup register allows the user to reset the
modulator and digital filter without affecting the setup conditions
on the part. This allows the user to start gathering samples of the
analog input at a known point in time, that is, when the FSYNC
changes from 1 to 0.
With a 1 in the FSYNC bit of the setup register, the digital filter
and analog modulator are held in a known reset state, and the
part does not process input samples. When a 0 is written to the
FSYNC bit, the modulator and filter are taken out of this reset
state, and the part resumes gathering samples on the next
master clock edge.
DD
= 5 V and f
DD
DD
CLKIN
DD
= 3 V, and 200 μA with V
= 5 V.
= 5 V are 6 ms using a 4.9512 MHz crystal,
= 2.4576 MHz, the typical current increases
DD
= 5 V. When using
DD
DD
of 3 V. With
= 3 V, but

Related parts for AD7705BRZ