AD9649BCPZ-80 Analog Devices Inc, AD9649BCPZ-80 Datasheet - Page 29
![IC ADC 14BIT 80MSPS 32LFCSP](/photos/18/97/189763/4243223_sml.jpg)
AD9649BCPZ-80
Manufacturer Part Number
AD9649BCPZ-80
Description
IC ADC 14BIT 80MSPS 32LFCSP
Manufacturer
Analog Devices Inc
Datasheet
1.AD9649BCPZRL7-20.pdf
(32 pages)
Specifications of AD9649BCPZ-80
Data Interface
Serial, SPI™
Number Of Bits
14
Sampling Rate (per Second)
80M
Number Of Converters
1
Power Dissipation (max)
100mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-VFQFN, CSP Exposed Pad
Resolution (bits)
14bit
Sampling Rate
80MSPS
Input Channel Type
Differential
Supply Voltage Range - Analog
1.7V To 1.9V
Supply Voltage Range - Digital
1.7V To 3.6V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9649BCPZ-80
Manufacturer:
AD
Quantity:
2 911
MEMORY MAP REGISTER DESCRIPTIONS
For additional information about functions controlled in
Register 0x00 to Register 0xFF, see the AN-877 Application
Note, Interfacing to High Speed ADCs via SPI.
USR2 (Register 0x101)
Bit 3—Enable GCLK Detect
Normally set high, Bit 3 enables a circuit that detects encode
rates below ~5 MSPS. When a low encode rate is detected, an
internal oscillator, GCLK, is enabled, ensuring the proper oper-
ation of several circuits. If set low, the detector is disabled.
Rev. 0 | Page 29 of 32
Bit 2—Run GCLK
Bit 2 enables the GCLK oscillator. For some applications with
encode rates below 10 MSPS, it may be preferable to set this bit
high to supersede the GCLK detector.
Bit 0—Disable SDIO Pull-Down
Bit 0 can be set high to disable the internal 30 kΩ pull-down on
the SDIO pin, which can be used to limit the loading when many
devices are connected to the SPI bus.
AD9649