LTC1093CSW Linear Technology, LTC1093CSW Datasheet - Page 22

IC DATA ACQ SYS 10BIT 6CH 16SOIC

LTC1093CSW

Manufacturer Part Number
LTC1093CSW
Description
IC DATA ACQ SYS 10BIT 6CH 16SOIC
Manufacturer
Linear Technology
Type
Data Acquisition System (DAS), ADCr
Datasheet

Specifications of LTC1093CSW

Resolution (bits)
10 b
Data Interface
Serial
Voltage Supply Source
Dual ±
Voltage - Supply
4.5 V ~ 10 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.300", 7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Sampling Rate (per Second)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC1093CSW
Manufacturer:
Allegro
Quantity:
5 000
Part Number:
LTC1093CSW
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC1093CSW#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “–” input and the conversion starts (see Figure 8).
During the conversion, the “+” input voltage is effectively
“held” by the sample-and-hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage settle completely during the first CLK cycle of the
conversion time and be free of noise. Minimizing R
and C2 will improve settling time. If large “–” input source
resistance must be used, the time allowed for settling can
be extended by using a slower CLK frequency. At the
maximum CLK rate of 500kHz, R
C2 < 20pF will provide adequate settling.
A
22
LTC1091/LTC1092
LTC1093/LTC1094
“+” INPUT
“–” INPUT
PPLICATI
D
CLK
OUT
D
CS
IN
O
U
S
I FOR ATIO
U
START
SOURCE
W
Figure 8. “+” and “–” Input Settling Windows
SGL/DIFF
< 1k
U
SOURCE
and
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settle within the allowed time
(see Figure 8). Again, the “+” and “–” input sampling times
can be extended as previously described to accommodate
slower op amps. Most op amps, including the LT1006 and
LT1013 single supply op amps, can be made to settle well
even with the minimum settling windows of 3 s (“+”
input) and 2 s (“–” input) which occur at the maximum
clock rate of 500kHz. Figures 9 and 10 show examples of
adequate and poor op amp settling.
1ST BIT TEST “–” INPUT MUST
SAMPLE
SETTLE DURING THIS TIME
“+” INPUT MUST
SETTLE DURING
THIS TIME
MSBF
t
SMPL
HOLD
DON‘T CARE
t
CONV
1091-4 F08
B9

Related parts for LTC1093CSW