TDA8754HL/17/C1,51 NXP Semiconductors, TDA8754HL/17/C1,51 Datasheet - Page 28
![IC TRPL 8BIT VIDEO ADC LQFP144](/photos/6/65/66532/144-lqfp_sot486-1_pkg_sml.jpg)
TDA8754HL/17/C1,51
Manufacturer Part Number
TDA8754HL/17/C1,51
Description
IC TRPL 8BIT VIDEO ADC LQFP144
Manufacturer
NXP Semiconductors
Type
Video ADCr
Datasheet
1.TDA8754HL14C155.pdf
(57 pages)
Specifications of TDA8754HL/17/C1,51
Package / Case
144-LQFP
Resolution (bits)
8 b
Sampling Rate (per Second)
170M
Data Interface
Serial
Voltage Supply Source
Analog and Digital
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935272703518
TDA8754HL17BE-T
TDA8754HL17BE-T
TDA8754HL17BE-T
TDA8754HL17BE-T
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TDA8754HL/17/C1,51
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 29:
Table 30:
Table 31:
9397 750 14984
Product data sheet
Bit
7 to 6
5 to 3
3 to 0
Bit
7 to 4
3 to 0
Bit
Symbol
Reset
Access
Symbol
IP[1:0]
Z[2:0]
DR[2:0]
Symbol
PA[4:0]
VCO[2:0]
PLLCTRL - PLL control register (address 0Ah) bit description
PHASE - phase register (address 0Bh) bit allocation
PHASE - phase register (address 0Bh) bit description
9.8 Phase register
PA4
W
7
0
Description
charge pump current value to increase the bandwidth of the PLL
internal resistance value for the VCO filter to be selected
PLL temperature phase drift to be compensated. The optimized value of this register is 001. These
bits add a delay on the clock reference input of the PLL as a function of the temperature of the die.
Description
phase shift value for the clock pixel; see
VCO gain control; see
00 = 800 A
01 = 1200 A
10 = 1600 A
11 = 2000 A
000 = not used
001 = 1.56 k
010 = 1.25 k
011 = 1.00 k
100 = 0.80 k
101 = 0.64 k
110 = 0.51 k
111 = 0.41 k
000 = +1.75 step phase
001 = 0.3 step phase
010 = 4.3 step phase
011 = 6.2 step phase
100 = 2.2 step phase
PA3
W
6
0
Table 33
PA2
W
5
0
Rev. 06 — 16 June 2005
PA1
W
4
0
Table 32
PA0
W
3
0
Triple 8-bit video ADC up to 270 Msps
VCO2
W
2
1
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
VCO1
W
1
0
TDA8754
VCO0
W
0
1
28 of 57