X9313ZSI Intersil, X9313ZSI Datasheet - Page 7
![IC DIGITAL POT 1K 32TP 8SOIC](/photos/6/65/66566/x9313zsi_sml.jpg)
X9313ZSI
Manufacturer Part Number
X9313ZSI
Description
IC DIGITAL POT 1K 32TP 8SOIC
Manufacturer
Intersil
Series
XDCP™r
Datasheet
1.X9313ZSZT1.pdf
(12 pages)
Specifications of X9313ZSI
Taps
32
Resistance (ohms)
1K
Number Of Circuits
1
Temperature Coefficient
300 ppm/°C Typical
Memory Type
Non-Volatile
Interface
Up/Down (3-Wire)
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Resistance In Ohms
1.00K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
X9313ZSIT1
Manufacturer:
Intersil
Quantity:
1
Part Number:
X9313ZSIT4
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X9313ZSIZ
Manufacturer:
INTERSIL
Quantity:
20 000
AC Electrical Specifications
NOTES:
Power-Up and Power-Down Requirements
The recommended power-up sequence is to apply V
first, then the potentiometer voltages. During power-up, the
data sheet parameters for the DCP do not fully apply until
1ms after V
NOTE: MI IN THE AC TIMING DIAGRAM REFERS TO THE MINIMUM INCREMENTAL CHANGE IN THE V
THE WIPER POSITION.
4. Typical values are for T
5. This parameter is not 100% tested.
t
R
t
R
t
t
WR
PU
V
, t
SYMBOL
CC
F
t
t
t
(Note 5)
CPH
CPH
CYC
(Note 5)
t
t
t
t
t
t
t
(Note 5)
IW
CI
ID
DI
IH
IC
IL
(Note 5)
CC
INC
U/D
V
reaches its final value. The V
CS
W
INC Input Rise and Fall Time
CS to INC Setup
INC HIGH to U/D Change
U/D to INC Setup
INC LOW Period
INC HIGH Period
INC Inactive to CS Inactive
CS Deselect Time (STORE)
CS Deselect Time (NO STORE)
INC to V
INC Cycle Time
Power-up to Wiper Stable
V
Store Cycle
CC
t
CI
Power-up Rate
A
= +25°C and nominal supply voltage.
t
IW
W
Change
7
t
Over recommended operating conditions, unless otherwise stated.
IL
t
ID
t
CYC
PARAMETER
CC
t
IH
ramp
FIGURE 4. AC TIMING DIAGRAM
CC
/V
t
DI
SS
t
X9313
IC
MI
(SEE NOTE)
specification is always in effect. In order to prevent unwanted
tap position changes, or an inadvertent store, bring the CS
and INC high before or concurrently with the VCC pin on
power-up.
t
CPH
MIN
100
100
100
2.9
0.2
20
1
1
1
2
t
F
(Note 4)
LIMITS
TYP
10
10
90%
5
W
OUTPUT DUE TO A CHANGE IN
10%
90%
MAX
500
50
t
R
January 15, 2008
UNIT
V/ms
ms
ms
ns
ns
µs
µs
µs
µs
ns
µs
µs
µs
µs
FN8177.6