AD8402AR100 Analog Devices Inc, AD8402AR100 Datasheet - Page 23
![IC DGTL POT 8BIT 100K 2CH 14SOIC](/photos/5/67/56705/505-14-soic_sml.jpg)
AD8402AR100
Manufacturer Part Number
AD8402AR100
Description
IC DGTL POT 8BIT 100K 2CH 14SOIC
Manufacturer
Analog Devices Inc
Datasheet
1.AD8400ARZ1.pdf
(32 pages)
Specifications of AD8402AR100
Mounting Type
Surface Mount
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Rohs Status
RoHS non-compliant
Taps
256
Resistance (ohms)
100K
Number Of Circuits
2
Temperature Coefficient
500 ppm/°C Typical
Memory Type
Volatile
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Resistance In Ohms
100K
Peak Reflow Compatible (260 C)
No
Leaded Process Compatible
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD8402AR100
Manufacturer:
AD
Quantity:
5 510
The AC characteristics of the RDAC are dominated by the
internal parasitic capacitances and the external capacitive loads.
The −3 dB bandwidth of the AD8403AN10 (10 kΩ resistor)
measures 600 kHz at half scale as a potentiometer divider.
Figure 30 provides the large signal Bode plot characteristics
of the three available resistor versions 10 kΩ, 50 kΩ, and 100 kΩ.
The gain flatness vs. frequency graph of the 1 kΩ version predicts
filter applications performance (see Figure 33). A parasitic
simulation model has been developed and is shown in Figure 53.
Listing I provides a macro model net list for the 10 kΩ RDAC.
C
A
= 90.4pF (DW/256) + 30pF
Figure 53. RDAC Circuit Simulation Model for RDAC = 10 kΩ
Figure 52. Equivalent ESD Protection Circuit (Analog Pins)
Figure 51. Equivalent ESD Protection Circuits
A
DIGITAL
C
A
A, B, W
PINS
RDAC
10kΩ
W
1kΩ
20 Ω
120pF
C
C
B
W
= 90.4pF [1 – (DW/256)] + 30pF
C
LOGIC
B
B
Rev. E | Page 23 of 32
Listing I. Macro Model Net List for RDAC
.PARAM DW=255, RDAC=10E3
*
.SUBCKT DPOT (A,W,)
*
CA A 0 {DW/256*90.4E-12+30E-12}
RAW A W {(1-DW/256)*RDAC+50}
CW W 0 120E-12
RBW W B {DW/256*RDAC+50}
CB B 0 {(1-DW/256)*90.4E-12+30E-12}
*
.ENDS DPOT
The total harmonic distortion plus noise (THD + N), shown in
Figure 41, is measured at 0.003% in an inverting op amp circuit
using an offset ground and a rail-to-rail OP279 amplifier.
Thermal noise is primarily Johnson noise, typically 9 nV/√Hz
for the 10 kΩ version at f = 1 kHz. For the 100 kΩ device,
thermal noise becomes 29 nV/√Hz. Channel-to-channel
crosstalk measures less than −65 dB at f = 100 kHz. To achieve
this isolation, the extra ground pins provided on the package to
segregate the individual RDACs must be connected to circuit
ground. AGND and DGND pins should be at the same voltage
potential. Any unused potentiometers in a package should be
connected to ground. Power supply rejection is typically −35 dB
at 10 kHz. Care is needed to minimize power supply ripple in
high accuracy applications.
AD8400/AD8402/AD8403