X9409WV24IZ-2.7T1 Intersil, X9409WV24IZ-2.7T1 Datasheet
![IC XDCP QUAD 64-TAP 10K 24-TSSOP](/photos/6/65/66570/20-24-tssop_sml.jpg)
X9409WV24IZ-2.7T1
Specifications of X9409WV24IZ-2.7T1
Available stocks
Related parts for X9409WV24IZ-2.7T1
X9409WV24IZ-2.7T1 Summary of contents
Page 1
... Array Register Pot 1 (WCR CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005-2006. All Rights Reserved X9409 Low Noise/Low Power/2-Wire Bus FN8192.4 integrates 4 digitally Wiper Resistor ...
Page 2
... X9409WV ZF X9409WV24I-2.7* X9409WV G X9409WV24IZ-2.7* (Note) X9409WV ZG *Add "T1" suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 3
PIN CONFIGURATION X9409 SDA ...
Page 4
Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches. The WCR may be written directly can be changed by transferring the contents of one ...
Page 5
Four of the nine instructions end with the transmission of the instruction byte. The basic sequence is illustrated in Figure 3. These two-byte instructions exchange data between the Wiper Counter Register and one of the data registers. A transfer from ...
Page 6
Figure 3. Two-Byte Instruction Sequence SCL SDA Figure 4. Three-Byte Instruction Sequence SCL SDA Figure 5. Increment/Decrement Instruction ...
Page 7
Figure 7. Acknowledge Response from Receiver SCL from Master Data Output from Transmitter Data Output from Receiver START Figure 8. Detailed Potentiometer Block Diagram Serial Data Path From Interface Circuitry Register 0 Register 2 If WCR = 00[H] then V ...
Page 8
DETAILED OPERATION All XDCP potentiometers share the serial interface and share a common architecture. Each potentiometer has a Wiper Counter Register and 4 Data Registers. A detailed discussion of the register organization and array operation follows. Wiper Counter Register The ...
Page 9
Instruction Format Notes: (1) “MACK”/”SACK”: stands for the acknowledge sent by the master/slave. (2) “A3 ~ A0”: stands for the device addresses sent by the master. (3) “X”: indicates that “0” for testing purpose but physically it ...
Page 10
Increment/Decrement Wiper Counter Register (WCR) S device type device S T identifier addresses Global Transfer Data Register (DR) to Wiper Counter Register ...
Page 11
ABSOLUTE MAXIMUM RATINGS Temperature under bias .................... -65°C to +135°C Storage temperature ......................... -65°C to +150°C Voltage on SDA, SCL or any address input with respect to V ......................... -1V to +7V SS Δ ...
Page 12
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.) Symbol Parameter I V supply current (Active) CC1 supply current CC2 CC (Nonvolatile Write current (standby Input leakage current LI I ...
Page 13
A.C. TEST CONDITIONS I nput pulse levels V Input rise and fall times 10ns Input and output timing level V EQUIVALENT A.C. LOAD CIRCUIT 5V SDA Output AC TIMING (over recommended operating condition) Symbol f Clock frequency SCL t Clock ...
Page 14
XDCP TIMING Symbol t Wiper response time after the third (last) power supply is stable WRPO t Wiper response time after instruction issued (all load instructions) WRL t Wiper response time from an active SCL/SCK edge (increment/decrement WRID instruction) Note: ...
Page 15
APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers V R Three terminal Potentiometer; Variable voltage divider Application Circuits NONINVERTING AMPLIFIER – (1 OFFSET VOLTAGE ADJUSTMENT R ...
Page 16
Application Circuits (continued) ATTENUATOR – All -1/2 ≤ G ≤ +1/2 INVERTING AMPLIFIER – ...
Page 17
XDCP Timing (for All Load Instructions) SCL SDA VWx XDCP Timing (for Increment/Decrement Instruction) SCL Wiper Register Address SDA Write Protect and Device Address Pins Timing SCL SDA WP A0 X9409 LSB ...
Page 18
Small Outline Plastic Packages (SOIC) N INDEX 0.25(0.010) H AREA E - SEATING PLANE - -C- α 0.10(0.004) 0.25(0.010 NOTES: 1. Symbols are defined in the ...
Page 19
Small Outline Package Family (SO PIN #1 I.D. MARK 0.010 SEATING PLANE 0.004 C 0.010 MDP0027 SMALL OUTLINE PACKAGE FAMILY (SO) SYMBOL SO-8 SO-14 ...
Page 20
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...