X9258TV24Z-2.7 Intersil, X9258TV24Z-2.7 Datasheet
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
X9258TV24Z-2.7
Specifications of X9258TV24Z-2.7
Available stocks
Related parts for X9258TV24Z-2.7
X9258TV24Z-2.7 Summary of contents
Page 1
... CIRCUITRY A2 A3 DATA 1 XDCP is a trademark of Intersil Americas Inc. Intersil (and design trademark owned by Intersil Corporation or one of its subsidiaries. Low Noise/Low Power/2-Wire Bus/256 Taps Features • Four potentiometers in one package • 256 resistor taps/potentiometer................. 0.4% resolution • 2-wire serial interface • Wiper resistance, 40Ω typical @ -5V • ...
Page 2
... X9258TV24I-2.7 X9258TV G X9258TV24IZ-2.7 (Note) X9258TV ZG X9258TV24Z-2.7 (Note) X9258TV ZF *Add “T1” suffix for tape and reel. Please refer to TB347 for details on reel specifications. **Add “T2” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 3
Pinout Pin Descriptions Host Interface Pins SERIAL CLOCK (SCL) The SCL input is used to clock data into and out of the X9258. SERIAL DATA (SDA) SDA is a bidirectional pin used to transfer data into and out of the ...
Page 4
Therefore, the X9258 will be considered a slave device in all applications. Clock and Data Conventions Data states on the SDA line can change only during SCL ...
Page 5
ACK Polling Sequence NONVOLATILE WRITE COMMAND COMPLETED ENTER ACK POLLING ISSUE START ISSUE SLAVE ADDRESS ACK NO RETURNED? YES FURTHER NO OPERATION? YES ISSUE INSTRUCTION PROCEED Instruction Structure The next byte sent to the X9258 contains the instruction and register ...
Page 6
The Increment/Decrement command is different from the other commands. Once the command is issued and the X9258 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby, providing a fine ...
Page 7
SCL SDA SCL SDA FIGURE 5. INCREMENT/DECREMENT INSTRUCTION SEQUENCE F I INC/DEC CMD ISSUED SCL SD ...
Page 8
SERIAL DATA PATH FROM INTERFACE CIRCUITRY REGISTER 0 REGISTER 2 If WCR = 00[H] then WCR = FF[H] then FIGURE 8. ...
Page 9
Wiper Counter Register, (8-bit), Volatile WP7 WP6 WP5 WP4 WP3 (MSB) One 8-bit Wiper Counter Register for each DCP (four 8-bit registers in total.) {D7~D0}: These bits specify the wiper position of the respective DCP. ...
Page 10
XFR Data Register (DR) to Wiper Counter Register (WCR) S DEVICE T TYPE DEVICE S INSTRUCTION A IDENTIFIER ADDRESSES XFR Wiper Counter Register (WCR) to Data ...
Page 11
... Thermal Resistance (Typical, Note 7) 24 Lead SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Lead TSSOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . Temperature under bias .-65°C to +135°C Storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Operating Conditions Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C Supply Voltage Range (Typical) X9258 .5V ±10% X9258-2. 2.7V to 5.5V TEST CONDITIONS +25° ...
Page 12
DC Operating Characteristics SYMBOL PARAMETER I V Supply Current (Nonvolatile CC1 CC Write Supply Current (Move Wiper, CC2 CC Write, Read Current (Standby Input Leakage Current LI I Output Leakage Current LO V ...
Page 13
Power-Up and Power-Down Requirement The are no restrictions on the sequencing of the bias supplies V , V+, and V- provided that all three supplies reach their final CC values within 1ms of each other. At all times, the voltages ...
Page 14
Test Circuit #3 SPICE Macro Model MACRO MODEL R TOTAL 10pF 25pF Timing Over recommended operating conditions, unless otherwise specified. SYMBOL f Clock Frequency SCL t Clock Cycle Time CYC t ...
Page 15
High-Voltage Write Cycle Timing SYMBOL t High-Voltage Write Cycle Time (Store Instructions) WR DCP Timing SYMBOL t Wiper Response Time After the Third (Last) Power Supply is Stable WRPO t Wiper Response Time After Instruction Issued (All Load Instructions) WRL ...
Page 16
DCP Timing (for All Load Instructions) SCL SDA VWx DCP Timing (for Increment/Decrement Instruction) SCL WIPER REGISTER ADDRESS SDA VWx Write Protect and Device Address Pins Timing SCL SDA WP A0 X9258 LSB t WRL INCREMENT/DECREMENT ...
Page 17
Applications information Basic Configurations of Electronic Potentiometers V R FIGURE 9. THREE TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER Application Circuits – ( FIGURE 11. ...
Page 18
Application Circuits (Continued – All R = 10kΩ -1/2 ≤ G ≤ +1/2 FIGURE 15. ATTENUATOR – ...
Page 19
Thin Shrink Small Outline Package Family (TSSOP (N/2)+ (N/2) B TOP VIEW e C SEATING PLANE 0. LEADS SIDE VIEW SEE DETAIL “X” c END VIEW ...
Page 20
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...