MC145193F Freescale Semiconductor, MC145193F Datasheet - Page 13

• Manufacturer Part Number: MC145193F
• Manufacturer: Freescale Semiconductor

Specifications of MC145193F

• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Package Type: SO
• Pin Count: 20
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Supplier Unconfirmed

MOTOROLA WIRELESS SEMICONDUCTOR
SOLUTIONS – RF AND IF DEVICE DATA
C3, C2 – I2, I1:
C6 – PDA/B:
C0 – Out B:
C4 – STBY:
C7 – POL:
C5 – LDE:
C1 – Port:
ENB
CLK
Selects the output polarity of the phase/frequency detectors. When set high, this bit inverts PD out
and interchanges the R function with V as depicted in Figure 17. Also see the phase detector output
pin descriptions for more information. This bit is cleared low at power up.
Selects which phase/frequency detector is to be used. When set high, enables the output of
phase/frequency detector A (PD out ) and disables phase/frequency detector B by forcing R and V
to the static high state. When cleared low, phase/frequency detector B is enabled ( R and V ) and
phase/frequency detector A is disabled with PD out forced to the high–impedance state. This bit is
cleared low at power up.
Enables the lock detector output when set high. When the bit is cleared low, the LD output is forced
to a static low level. This bit is cleared low at power up.
When set, places the CMOS section of device, which is powered by the V DD and V PD pins, in the
standby mode for reduced power consumption: PD out is forced to the high–impedance state, R and
off. In standby, the state of LD is determined by bit C5. C5 low forces LD low (no change). C5 high
forces LD static high. During standby, data is retained in the A, R, and C registers. The condition
of REF/OSC circuitry is determined by the control bits in the R register: R13, R14, and R15. However,
if REF out = static low is selected, the internal feedback resistor is disconnected and the input is inhibited
when in standby; in addition, the REF in input only presents a capacitive load. NOTE: Standby does
not affect the other modes of the REF/OSC circuitry.
When C4 is reset low, the part is taken out of standby in two steps. First, the REF in (only in one
mode) resistor is reconnected, all counters are enabled, and the Rx current is enabled. Any f R and
f V signals are inhibited from toggling the phase/frequency detectors and lock detector. Second, when
the first f V pulse occurs, the R counter is jam loaded, and the phase/frequency and lock detectors
are initialized. Immediately after the jam load, the A, N, and R counters begin counting down together.
At this point, the f R and f V pulses are enabled to the phase and lock detectors. (Patented feature.)
Controls the PD out source/sink current per Tables 4 and 5. With both bits high, the maximum current
is available. Also, see C1 bit description.
When the Output A pin is selected as “Port” via bits A22 and A23, C1 determines the state of Output
A. When C1 is set high, Output A is forced high; C1 low forces Output A low. When Output A is
not selected as “Port,” C1 controls whether the PD out step size is 10% or 25%. (See Tables 4 and
5.) When low, steps are 10%. When high, steps are 25%. Default is 10% steps when Output A is
selected as “Port.” The Port bit is not affected by the standby mode.
Determines the state of Output B. When C0 is set high, Output B is high–impedance; C0 low forces
Output B low. The Out B bit is not affected by the standby mode. This bit is cleared low at power
up.
D in
NOTE: At this point, the new byte is transferred to the C register and stored. No other
V are forced high, the A, N, and R counters are inhibited from counting, and the Rx current is shut
registers are affected.
Freescale Semiconductor, Inc.
MSB
For More Information On This Product,
C7
1
C6
Figure 14. C Register Access and Format
Go to: www.freescale.com
2
C5
3
(8 Clock Cycles are Used)
MC145193
C4
4
C3
5
C2
6
C1
7
LSB
C0
8
NOTE
13