CY37256P160-125AXC Cypress Semiconductor Corp, CY37256P160-125AXC Datasheet - Page 10

• Manufacturer Part Number: CY37256P160-125AXC
• Description: IC CPLD 256 MACROCELL 160LQFP
• Manufacturer: Cypress Semiconductor Corp
• Series: Ultra37000™r

Specifications of CY37256P160-125AXC

• Number Of Macrocells: 256
• Package / Case: 160-LQFP
• Programmable Type: In-System Reprogrammable™ (ISR™) CMOS
• Delay Time Tpd(1) Max: 10.0ns
• Voltage Supply - Internal: 4.75 V ~ 5.25 V
• Number Of I /o: 133
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Voltage: 5V
• Memory Type: CMOS
• Number Of Product Terms Per Macro: 16
• Maximum Operating Frequency: 125 MHz
• Delay Time: 10 ns
• Number Of Programmable I/os: 133
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 5.25 V
• Supply Voltage (min): 4.75 V
• Family Name: Ultra 37000
• # Macrocells: 256
• Number Of Usable Gates: 7700
• Frequency (max): 125MHz
• Propagation Delay Time: 10ns
• Number Of Logic Blocks/elements: 16
• # I/os (max): 133
• Operating Supply Voltage (typ): 5V
• In System Programmable: Yes
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 160
• Package Type: TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CY3720 - ADAPTER SOCKET PTG
• Features: -
• Number Of Logic Elements/cells: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-1725; CY37256P160125AXC; CY37256P160125AXC

Document #: 38-03007 Rev. *E
Logic Block Diagrams
TDI
TCK
TMS
CY37128/CY37128V
CY37192/CY37192V
JTAG Tap
Controller
I/O
I/O
I/O
I/O
16
32
28
0
–I/O
–I/O
–I/O
–I/O
I/O
I/O
I/O
I/O
I/O
I/O
15
31
47
63
10
20
30
40
50
0
–I/O
–I/O
–I/O
–I/O
–I/O
16 I/Os
16 I/Os
16 I/Os
16 I/Os
–I/O
19
29
39
49
59
(continued)
TDO
9
10 I/Os
10 I/Os
10 I/Os
10 I/Os
10 I/Os
10 I/Os
BLOCK
BLOCK
BLOCK
BLOCK
LOGIC
LOGIC
LOGIC
LOGIC
4
64
A
B
C
D
MACROCELL
BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
LOGIC
LOGIC
LOGIC
LOGIC
LOGIC
LOGIC
4
A
B
C
D
E
F
60
INPUT
36
16
36
16
36
16
36
16
INPUTS
36
16
36
16
36
16
36
16
36
16
36
16
1
PIM
Input
1
PIM
INPUTS
CLOCK
Clock/
Input
4
36
16
36
16
36
16
36
16
INPUT/CLOCK
MACROCELLS
4
36
16
36
16
36
16
36
16
16
36
16
36
BLOCK
LOGIC
BLOCK
BLOCK
BLOCK
LOGIC
LOGIC
LOGIC
64
H
BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
G
E
LOGIC
LOGIC
LOGIC
LOGIC
LOGIC
LOGIC
F
H
G
L
K
J
60
Ultra37000 CPLD Family
I
4
4
TDI
TCK
TMS
16 I/Os
16 I/Os
16 I/Os
16 I/Os
10 I/Os
10 I/Os
10 I/Os
10 I/Os
10 I/Os
10 I/Os
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
112
96
80
64
JTAG Tap
Controller
110
100
90
80
70
60
JTAG
–I/O
–I/O
–I/O
–I/O
–I/O
–I/O
–I/O
–I/O
–I/O
–I/O
111
95
79
99
89
79
69
EN
119
109
Page 10 of 64
127
TDO