EPM240T100C4N Altera, EPM240T100C4N Datasheet - Page 49

• Manufacturer Part Number: EPM240T100C4N
• Description: IC MAX II CPLD 240 LE 100-TQFP
• Manufacturer: Altera
• Series: MAX® IIr

Specifications of EPM240T100C4N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 4.7ns
• Voltage Supply - Internal: 2.5V, 3.3V
• Number Of Logic Elements/blocks: 240
• Number Of Macrocells: 192
• Number Of I /o: 80
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP, 100-VQFP
• Voltage: 2.5V, 3.3V
• Memory Type: FLASH
• Number Of Logic Elements/cells: 240
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 544-1963; EPM240T100C4N

Chapter 3: JTAG and In-System Programmability
Referenced Documents
Real-Time ISP
Design Security
Programming with External Hardware
Referenced Documents
© October 2008 Altera Corporation
For systems that require more than DC logic level control of I/O pins, the real-time
ISP feature allows you to update the CFM block with a new design image while the
current design continues to operate in the SRAM logic array and I/O pins. A new
programming file is updated into the MAX II device without halting the original
design’s operation, saving down-time costs for remote or field upgrades. The updated
CFM block configures the new design into the SRAM upon the next power cycle. It is
also possible to execute an immediate configuration of the SRAM without a power
cycle by using a specific sequence of ISP commands. The configuration of SRAM
without a power cycle takes a specific amount of time (t
I/O pins are tri-stated and weakly pulled-up to V
All MAX II devices contain a programmable security bit that controls access to the
data programmed into the CFM block. When this bit is programmed, design
programming information, stored in the CFM block, cannot be copied or retrieved.
This feature provides a high level of design security because programmed data within
flash memory cells is invisible. The security bit that controls this function, as well as
all other programmed data, is reset only when the device is erased. The SRAM is also
invisible and cannot be accessed regardless of the security bit setting. The UFM block
data is not protected by the security bit and is accessible through JTAG or logic array
connections.
MAX II devices can be programmed by downloading the information via in-circuit
testers, embedded processors, the Altera
ByteBlaster™ II, and USB-Blaster cables.
BP Microsystems, System General, and other programming hardware manufacturers
provide programming support for Altera devices. Check their websites for device
support information.
This chapter references the following documents:
■
■
■
■
DC and Switching Characteristics
IEEE 1149.1 (JTAG) Boundary-Scan Testing for MAX II Devices
Device Handbook
Real-Time ISP and ISP Clamp for MAX II Devices
Handbook
Using Jam STAPL for ISP via an Embedded Processor
Handbook
chapter in the MAX II Device Handbook
®
ByteblasterMV™, MasterBlaster™,
CCIO
chapter in the MAX II Device
.
chapter in the MAX II Device
CONFIG
). During this time, the
chapter in the MAX II
MAX II Device Handbook
3–7