ATF1500A-10AU Atmel, ATF1500A-10AU Datasheet - Page 11
![IC CPLD 10NS 44TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
ATF1500A-10AU
Manufacturer Part Number
ATF1500A-10AU
Description
IC CPLD 10NS 44TQFP
Manufacturer
Atmel
Series
ATF1500A(L)r
Datasheet
1.ATF1500A-10JU.pdf
(19 pages)
Specifications of ATF1500A-10AU
Programmable Type
In System Programmable (min 100 program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Macrocells
32
Number Of I /o
32
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Voltage
4.5 ~ 5.5V
Memory Type
FLASH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Number Of Logic Elements/cells
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATF1500A-10AU
Manufacturer:
ATMEL
Quantity:
51
Power-up Reset
The ATF1500A’s registers are designed to reset during
power-up. At a point delayed slightly from V
V
the registered output state will always be low on power-up.
This feature is critical for state machine initialization. How-
ever, due to the asynchronous nature of reset and the
uncertainty of how V
lowing conditions are required:
1. The V
2. After reset occurs, all input and feedback setup times
3. Signals from which clocks are derived must remain sta-
Power-down Mode
The ATF1500A includes an optional pin-controlled power-
down feature. When this mode is enabled, the PD pin acts
as the power down pin. When the PD pin is high, the device
supply current is reduced to less than 10 mA. During
power-down, all output data and internal logic states are
latched and held. Therefore, all registered and combinato-
rial output data remain valid. Any outputs that were in a
high-Z state at the onset of power-down will remain at
high-Z. During power-down, all input signals except the
power-down pin are blocked. Input and I/O hold latches
remain active to ensure that pins do not float to indetermi-
nate levels, further reducing system power. The power-
down pin feature is enabled in the logic design file. Designs
using the power-down pin may not use the PD pin logic
array input. However, all other PD pin macrocell resources
may still be used, including the buried feedback and fold-
back product term array inputs.
Register Preload
The ATF1500A’s registers are provided with circuitry to
allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be
forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file
with preload vectors is compiled. Once downloaded, the
JEDEC file preload sequence will be done automatically
RST
must be met before driving the clock signal high, and
ble during t
, all registers will be reset to the low state. As a result,
CC
rise must be monotonic, from below 0.7 volt,
PR
.
CC
actually rises in the system, the fol-
CC
crossing
when vectors are run by any approved programmers. The
preload mode is enabled by raising an input pin to a high
voltage level. Contact Atmel PLD Applications for PRE-
LOAD pin assignments, timing and voltage requirements.
Output Slew Rate Control
Each ATF1500A macrocell contains a configuration bit for
each I/O to control its output slew rate. This allows selected
data paths to operate at maximum throughput while reduc-
ing system noise from outputs that are not speed-critical.
Outputs default to slow edges, and may be individually set
to fast in the design file. Output transition times for outputs
configured as “slow” have a t
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying
of the ATF1500A fuse patterns. Once programmed, fuse
verify and preload are prohibited. However, the 160-bit
User Signature remains accessible.
The security fuse should be programmed last, as its effect
is immediate.
Parameter
t
V
PR
RST
Description
Power-up
Reset Time
Power-up
Reset
Voltage
SSO
delay adder.
Typ
3.8
2
Max
4.5
10
Units
V
s
11