ATF1502ASL-25AU44 Atmel, ATF1502ASL-25AU44 Datasheet
![IC CPLD EE LP 25NS 44-TQFP](/photos/6/70/67042/313-44-tqfp_sml.jpg)
ATF1502ASL-25AU44
Specifications of ATF1502ASL-25AU44
Available stocks
Related parts for ATF1502ASL-25AU44
ATF1502ASL-25AU44 Summary of contents
Page 1
... Pull-up Option on JTAG Pins TMS and TDI • Advanced Power Management Features – Input Transition Detection – Power-down (“L” Versions) – Individual Macrocell Power Option – Disable ITD on Global Clocks, Inputs and I/O High- performance EEPROM CPLD ATF1502AS ATF1502ASL Rev. 0995K–PLD–6/05 1 ...
Page 2
... Description The ATF1502AS is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel’s proven electrically-erasable technology. With 32 logic macrocells and inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1502AS’s enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications ...
Page 3
Block Diagram 32 Each of the 32 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual ...
Page 4
Figure 1. ATF1502AS Macrocell Product Terms and Each ATF1502AS macrocell has five product terms. Each product term receives as its inputs all signals from both the global bus and regional bus. Select Mux The product term select multiplexer (PTMUX) allocates ...
Page 5
The clock itself can be either one of the Global CLK signals (GCK individual prod- uct term. The flip-flop changes state on the clock’s rising edge. When the GCK signal is used as the clock, one ...
Page 6
Input Diagram I/O Diagram Speed/Power The ATF1502AS has several built-in speed and power management features. The ATF1502AS contains circuitry that automatically puts the device into a low-power standby Management mode when no logic transitions are occurring. This not only reduces ...
Page 7
... Large. During the fitting process users may configure the device with the Power-up Reset hys- teresis set to Large or Small. Atmel POF2JED users may select the Large option by including the flag “-power_reset” on the command line after “filename.POF”. To allow the registers to be ...
Page 8
... Atmel provides ISP hardware and software to allow programming of the ATF1502AS via the PC. ISP is performed by using either a download cable, a comparable board tester or a simple microprocessor interface. When using the ISP hardware or software to program the ATF1502AS devices, four I/O pins must be reserved for the JTAG interface. However, the logic features that the macrocells have associated with these I/O pins are still available to the design for burned logic functions ...
Page 9
JTAG The ATF1502AS contains I/O pins and four input pins, depending on the device type and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) Boundary-scan in order to support boundary-scan ...
Page 10
PCI Compliance The ATF1502AS also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than ...
Page 11
PCI DC Characteristics (Preliminary) Symbol Parameter V Supply Voltage CC V Input High Voltage IH V Input Low Voltage IL I Input High Leakage Current IH I Input Low Leakage Current IL V Output High Voltage OH V Output Low ...
Page 12
Power-down The ATF1502AS includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply Mode current is reduced to less than 5 mA. ...
Page 13
DC and AC Operating Conditions Operating Temperature (Ambient) V (5V) Power Supply CC DC Characteristics Symbol Parameter I Input or I/O Low IL Leakage Current I Input or I/O High IH Leakage Current I Tri-state Output OZ Off-state Current I ...
Page 14
Pin Capacitance Typ I/O Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of ...
Page 15
AC Characteristics Symbol Parameter t Input or Feedback to Non-registered Output PD1 t I/O Input or Feedback to Non-registered PD2 Feedback t Global Clock Setup Time SU t Global Clock Hold Time H t Global Clock Setup Time of ...
Page 16
AC Characteristics (Continued) Symbol Parameter t Output Buffer Enable Delay ZX3 (Slow slew rate = ON 5.0V/3.3V pF) CCIO L t Output Buffer Disable Delay ( Register Setup Time SU t Register Hold ...
Page 17
SUPPLY CURRENT VS. SUPPLY VOLTAGE AS VERSION (T = 25° STANDARD POWER REDUCED POWER 10 0 4.5 4. (V) CC SUPPLY CURRENT VS. SUPPLY VOLTAGE PIN-CONTROLLED POWER-DOWN MODE ...
Page 18
INPUT CLAMP CURRENT VS. INPUT VOLTAGE ( 25° -10 -20 -30 -40 -50 -60 -1.00 -0.80 -0.60 -0.40 INPUT VOLTAGE (V) OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE (VOL = 0.5V 25°C) ...
Page 19
NORMALIZED TCO VS. SUPPLY VOLTAGE (T 1.2 1.1 1.0 0.9 0.8 4.5 4.8 5.0 SUPPLY VOLTAGE (V) NORMALIZED TSU VS. SUPPLY VOLTAGE (T 1.2 1.1 1.0 0.9 0.8 4.5 4.8 5.0 SUPPLY VOLTAGE (V) 0995K–PLD–6/05 = 25°C) A 5.3 5.5 ...
Page 20
ATF1502AS Dedicated Pinouts Dedicated Pin INPUT/OE2/GCLK2 INPUT/GCLR INPUT/OE1 INPUT/GCLK1 I/O / GCLK3 I (1,2) I/O / TDI (JTAG) I/O / TMS (JTAG) I/O / TCK (JTAG) I/O / TDO (JTAG) GND VCC # of Signal Pins # User ...
Page 21
ATF1502AS I/O Pinouts 4/TDI 9/TMS 20/TDO 25/TCK 0995K–PLD–6/05 PLC 44-lead PLCC ...
Page 22
... Ordering Code ATF1502AS-7 AX44 7.5 4.5 166.7 ATF1502AS-7 JX44 ATF1502AS-10 AU44 10 5 125 ATF1502AS-10 JU44 ATF1502ASL-25 AU44 ATF1502ASL-25 JU44 44A 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) 44J 44-lead, Plastic J-leaded Chip Carrier OTP (PLCC) ATF1502AS(L) 22 Package 44A ...
Page 23
Packaging Information 44A – TQFP PIN 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions ...
Page 24
PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. ...
Page 25
Revision History Revision 0995K 0995K–PLD–6/05 Comments Green package options added. ATF1502AS(L) 25 ...
Page 26
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...