EP3C55F484C8N Altera, EP3C55F484C8N Datasheet - Page 2

• Manufacturer Part Number: EP3C55F484C8N
• Description: IC CYCLONE III FPGA 55K 484FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C55F484C8N

• Number Of Logic Elements/cells: 55856
• Number Of Labs/clbs: 3491
• Total Ram Bits: 2396160
• Number Of I /o: 327
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 55856
• # I/os (max): 327
• Frequency (max): 402MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 55856
• Ram Bits: 2396160
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 484
• Package Type: FBGA
• No. Of Logic Blocks: 3491
• Family Type: Cyclone III
• No. Of I/o's: 327
• I/o Supply Voltage: 3.3V
• Operating Frequency Max: 402MHz
• Operating Temperature Range: 0°C To +85°C
• Rohs Compliant: Yes
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2510

Page 2
Table 2. Affected Devices
Quartus II Software Workaround
External Memory Specification for DDR2 SDRAM
Cyclone III Device Family Errata Sheet
Cyclone III 65-nm: All devices
Cyclone III 60-nm: EP3C55, EP3C80, and EP3C120 devices
Cyclone III LS: EP3CLS150 and EP3CLS200 devices
f
This issue only affects the read operation. The M9K write operation and the M9K
memory cell array content are not affected. In addition, the issue is not a wear-out
mechanism and does not affect the long-term reliability of the devices.
The affected Cyclone III and Cyclone III LS devices can be distinguished by the die
revision identifier (Z) and the fab process code identifier (
date code marked on the top side of the device.
Table 2
Figure 1. Altera Data Code Marking Format
A Quartus II software solution is available to work around this issue. To resolve the
problem, the solution disables up to eight data bits in the widest data width mode.
Applying the software solution may require additional M9K resources. If a fitter error
occurs, contact Altera for additional support.
For more information about applying this solution, refer to the
M9K memory block read issue in Cyclone III devices using the Quartus II software
solution?” section in the
In the Quartus
grades supported full-rate DDR2 SDRAM with a maximum clock rate of up to
167 MHz and the Cyclone III C6 speed grade supported full-rate DDR2 SDRAM with
a maximum clock rate of up to 200 MHz on column I/Os.
In the Quartus II software version 9.1 and beyond, the Cyclone III all speed grades
full-rate DDR2 SDRAM maximum clock rate specifications on column I/Os have been
downgraded. The current specifications are listed in
The downgrade of the maximum clock rate is due to the Quartus II software tool’s
inability to achieve push-button placement at the faster clock rates with the DDR2
SDRAM High-Performance Controller II.
If you are using the High-Performance Controller, you are not affected by this
downgrade.
Device
lists the devices affected by the M9K memory read issue.
®
II software version 9.0, the Cyclone III C7, C8, I7, and A7 speed
Knowledge
Database.
Die Revision (Z)
All Revisions
A
A
Figure 1
External Memory Specification for DDR2 SDRAM
Table
shows the date code format.
3.
) found in the Altera
© June 2010 Altera Corporation
Fab Process Code (
“How do I resolve the
A5, A0
AA
AA
®
)