EP4CE55F23I7 Altera, EP4CE55F23I7 Datasheet - Page 406
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CE55F23I7
Manufacturer Part Number
EP4CE55F23I7
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE55F23I7
Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CE55F23I7
Manufacturer:
ALTERA
Quantity:
672
Company:
Part Number:
EP4CE55F23I7N
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
EP4CE55F23I7N
Manufacturer:
ALTERA
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 406 of 478
- Download datasheet (13Mb)
3–16
Figure 3–7. Read Transaction Waveform—Use the same control signal for all the channels Option Enabled
Note to
(1) In this waveform example, you want to read from only the transmitter portion of all the channels.
Cyclone IV Device Handbook, Volume 2
Figure
rx_tx_duplex_sel [1:0]
tx_vodctrl_out [2:0]
3–7:
1
reconfig_clk
data_valid
To complete a read transaction to the V
following steps:
1. Before you initiate a read transaction, set the rx_tx_duplex_sel port to 2'b10 so
2. Ensure that the busy signal is low before you start a read transaction.
3. Assert the read signal for one reconfig_clk clock cycle. This initiates the read
4. The busy output status signal is asserted high to indicate that the dynamic
5. When the read transaction has completed, the busy signal goes low. The
6. To read the current V
In the waveform example shown in
channels 1 and 2 prior to the read transaction are 3'b001 and 3'b010, respectively.
Simultaneous write and read transactions are not allowed.
busy
read
that only the transmit PMA controls are read from the transceiver channel.
transaction.
reconfiguration controller is busy reading the PMA control settings.
data_valid signal is asserted, indicating that the data available at the read control
signal is valid.
tx_vodctrl_out[5:3].
(1)
2'b00
OD
values in channel 2, observe the values in
6'b111111
Figure
OD
values of the second channel, perform the
3–7, the transmit V
2'b10
Chapter 3: Cyclone IV Dynamic Reconfiguration
6'bXXXXXX
© December 2010 Altera Corporation
OD
Dynamic Reconfiguration Modes
settings written in
6'b010001
Related parts for EP4CE55F23I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: