EP3C80F780C8 Altera, EP3C80F780C8 Datasheet - Page 53

IC CYCLONE III FPGA 80K 780FBGA

EP3C80F780C8

Manufacturer Part Number
EP3C80F780C8
Description
IC CYCLONE III FPGA 80K 780FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C80F780C8

Number Of Logic Elements/cells
81264
Number Of Labs/clbs
5079
Total Ram Bits
2810880
Number Of I /o
429
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
For Use With
544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2522

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C80F780C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C80F780C8
Manufacturer:
ALTERA
Quantity:
298
Part Number:
EP3C80F780C8
Manufacturer:
ALTERA
0
Part Number:
EP3C80F780C8
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EP3C80F780C8J
Manufacturer:
ALTERA
0
Part Number:
EP3C80F780C8N
Manufacturer:
ALTERA
Quantity:
380
Part Number:
EP3C80F780C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C80F780C8N
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EP3C80F780C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Verification
Figure 13. Specifying the Number of Processors
© November 2008 Altera Corporation
f
Preserving Performance
You can use the incremental compilation feature to preserve unchanged parts of your
design, thus preserving performance and allowing you to reach timing closure more
efficiently. For guidelines and references, refer to
Team-Based Design” on page
Reducing Compilation Time
You can speed up design iteration time by an average of 60% when making changes to
the design with the incremental compilation feature.
For guidelines and references, refer to the
Design” on page
The Quartus II software can run some algorithms in parallel to take advantage of
multiple processors and reduce compilation time when more than one processor is
available to compile the design. To set the number of processors available for a
Quartus II compilation, specify the Maximum processors allows for parallel
compilation on the Compilation Process Settings page of the Settings dialog box, as
in
parallel compilation.
Figure
13. The default value for the number of processors is 1, which disables
35.
35.
“Planning for Hierarchical and Team-Based
“Planning for Hierarchical and
Page 53

Related parts for EP3C80F780C8