EP1S60F1020C7 Altera, EP1S60F1020C7 Datasheet - Page 262
EP1S60F1020C7
Manufacturer Part Number
EP1S60F1020C7
Description
IC STRATIX FPGA 60K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S60F1020C7
Number Of Logic Elements/cells
57120
Number Of Labs/clbs
5712
Total Ram Bits
5215104
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1434
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S60F1020C7
Manufacturer:
ALTERA
Quantity:
846
Part Number:
EP1S60F1020C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1S60F1020C7N
Manufacturer:
ALTERA
Quantity:
591
- Current page: 262 of 276
- Download datasheet (4Mb)
f
frequency)
(LVDS,LVPECL,
HyperTransport
technology)
f
f
(LVDS,LVPECL,
HyperTransport
technology)
f
frequency)
(PCML)
f
Device operation,
f
(PCML)
TCCS
HSCLK
HSCLK
HSDR
H S C L K
HSCLK
H S D R
Table 4–126. High-Speed I/O Specifications for Wire-Bond Packages (Part 1 of 2)
Device operation,
(Clock
= f
= f
(Clock
Symbol
HSDR
HSDR
/ W
/ W
W = 4 to 30 (Serdes used)
W = 2 (Serdes bypass)
W = 2 (Serdes used)
W = 1 (Serdes bypass)
W = 1 (Serdes used)
J = 10
J = 8
J = 7
J = 4
J = 2
J = 1 (LVDS and LVPECL
only)
W = 4 to 30 (Serdes used)
W = 2 (Serdes bypass)
W = 2 (Serdes used)
W = 1 (Serdes bypass)
W = 1 (Serdes used)
J = 10
J = 8
J = 7
J = 4
J = 2
J = 1
All
Conditions
Min
150
100
300
300
300
300
300
100
100
150
100
300
300
300
300
300
100
100
10
50
10
50
-6 Speed Grade
Typ
77.75
155.5
Max
156
231
312
311
624
624
624
624
624
462
311
150
200
311
311
311
311
311
300
200
400
Min
150
100
300
300
300
300
300
100
100
100
100
100
10
50
50
-7 Speed Grade
Typ
115.5
Max
77.5
231
231
270
462
462
462
462
462
462
270
155
155
155
400
Min
150
100
300
300
300
300
300
100
100
100
100
100
10
50
50
-8 Speed Grade
Typ
115.5
Max
77.5
231
231
270
462
462
462
462
462
462
270
155
155
155
400
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ps
Related parts for EP1S60F1020C7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: