EP2S130F780C5N Altera, EP2S130F780C5N Datasheet - Page 140

IC STRATIX II FPGA 130K 780-FBGA

EP2S130F780C5N

Manufacturer Part Number
EP2S130F780C5N
Description
IC STRATIX II FPGA 130K 780-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F780C5N

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
534
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
132540
# I/os (max)
534
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F780C5N
Manufacturer:
ALTERA
Quantity:
591
Part Number:
EP2S130F780C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F780C5N
Manufacturer:
ALTERA
0
Operating Conditions
5–4
Stratix II Device Handbook, Volume 1
Notes to
(1)
(2)
(3)
(4)
I
R
V
V
V
V
Symbol
CCI00
Table 5–4. Stratix II Device DC Operating Conditions (Part 2 of 2)
Table 5–5. LVTTL Specifications (Part 1 of 2)
CCIO
I H
IL
OH
CONF
Symbol
Typical values are for T
This value is specified for normal device operation. The value may vary during power-up. This applies for all
V
Maximum values depend on the actual T
Estimator (available at www.altera.com) or the Quartus II PowerPlay Power Analyzer feature for maximum
values. See the section
Pin pull-up resistance values are lower if an external source drives the pin higher than V
(1)
CCIO
(4)
Table
settings (3.3, 2.5, 1.8, and 1.5 V).
V
(standby)
Value of I/O pin pull-up
resistor before and
during configuration
Recommended value of
I/O pin external
pull-down resistor before
and during configuration
CCIO
Output supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
5–4:
supply current
Parameter
Parameter
“Power Consumption” on page 5–20
A
= 25°C, V
I/O Standard Specifications
Tables 5–5
specifications.
V
load, no toggling
inputs
T
Vi = 0; V
Vi = 0; V
Vi = 0; V
Vi = 0; V
Vi = 0; V
CCINT
J
I
= ground, no
= 25° C
through
= 1.2 V, and V
J
and design utilization. See the Excel-based PowerPlay Early Power
CCIO
CCIO
CCIO
CCIO
CCIO
I
OH
Conditions
= 3.3 V
= 2.5 V
= 1.8 V
= 1.5 V
= 1.2 V
= –4 mA
5–32
Conditions
CCIO
show the Stratix II device family I/O standard
EP2S15
EP2S30
EP2S60
EP2S90
EP2S130
EP2S180
(2)
= 1.5 V, 1.8 V, 2.5 V, and 3.3 V.
for more information.
Minimum Typical Maximum Unit
Note (1)
10
15
30
40
50
Minimum
3.135
–0.3
1.7
2.4
4.0
4.0
4.0
4.0
4.0
4.0
25
35
50
75
90
1
CCIO
Altera Corporation
.
Maximum
3.465
4.0
0.8
100
150
170
(3)
(3)
(3)
(3)
(3)
(3)
50
70
2
April 2011
mA
mA
mA
mA
mA
mA
Unit
V
V
V
V

Related parts for EP2S130F780C5N