EP2S130F1020C3N Altera, EP2S130F1020C3N Datasheet - Page 15

• Manufacturer Part Number: EP2S130F1020C3N
• Description: IC STRATIX II FPGA 130K 1020FBGA
• Manufacturer: Altera
• Series: Stratix® IIr

Specifications of EP2S130F1020C3N

• Number Of Logic Elements/cells: 132540
• Number Of Labs/clbs: 6627
• Total Ram Bits: 6747840
• Number Of I /o: 742
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1020-FBGA
• Family Name: Stratix II
• Number Of Logic Blocks/elements: 132540
• # I/os (max): 742
• Frequency (max): 778.82MHz
• Process Technology: 90nm (CMOS)
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 132540
• Ram Bits: 6747840
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1020
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2159

Figure 2–5. High-Level Block Diagram of the Stratix II ALM
Altera Corporation
May 2007
datae0
datae1
dataf0
dataf1
dataa
datab
datad
datac
Combinational
Logic
completely backward-compatible with four-input LUT architectures. One
ALM can also implement any function of up to six inputs and certain
seven-input functions.
In addition to the adaptive LUT-based resources, each ALM contains two
programmable registers, two dedicated full adders, a carry chain, a
shared arithmetic chain, and a register chain. Through these dedicated
resources, the ALM can efficiently implement various arithmetic
functions and shift registers. Each ALM drives all types of interconnects:
local, row, column, carry chain, shared arithmetic chain, register chain,
and direct link interconnects.
diagram of the Stratix II ALM while
all the connections in the ALM.
shared_arith_out
shared_arith_in
carry_out
carry_in
adder0
adder1
reg_chain_out
reg_chain_in
Figure 2–5
Figure 2–6
Stratix II Device Handbook, Volume 1
shows a high-level block
D
D
reg0
reg1
Q
Q
shows a detailed view of
Stratix II Architecture
To general or
To general or
To general or
To general or
local routing
local routing
local routing
local routing
2–7