EP2S180F1020C3N Altera, EP2S180F1020C3N Datasheet - Page 230

no-image

EP2S180F1020C3N

Manufacturer Part Number
EP2S180F1020C3N
Description
IC STRATIX II FPGA 180K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S180F1020C3N

Number Of Logic Elements/cells
179400
Number Of Labs/clbs
8970
Total Ram Bits
9383040
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
For Use With
544-1701 - DSP PRO KIT W/SII EP2S180N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1883
EP2S180F1020C3N
Q2675539B

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA30
Quantity:
57
Part Number:
EP2S180F1020C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP2S180F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
External Memory Interface Specifications
External
Memory
Interface
Specifications
5–94
Stratix II Device Handbook, Volume 1
Tables 5–94
dedicated circuitry used for interfacing with external memory devices.
Table 5–95
Stratix II DQS delay buffer. Multiply the number of delay buffers that you
are using in the DQS logic block to get the maximum delay achievable in
your system. For example, if you implement a 90° phase shift at 200 MHz,
you use three delay buffers in mode 2. The maximum achievable delay
from the DQS block is then 3 × .416 ps = 1.248 ns.
Notes to
(1)
(2)
Table 5–94. DLL Frequency Range Specifications
Table 5–95. DQS Delay Buffer Maximum Delay in Fast Timing Model
Table 5–96. DQS Period Jitter Specifications for DLL-Delayed Clock
(tDQS_JITTER)
Number of DQS Delay Buffer
Frequency Mode
Frequency Mode
Peak-to-peak period jitter on the phase shifted DQS clock.
Delay stages used for requested DQS phase shift are reported in your project’s
Compilation Report in the Quartus II software.
Table
1, 2, 3
0
1
2
3
lists the maximum delay in the fast timing model for the
Stages
0
through
5–96:
1
2
3
4
(2)
Note (1)
5–101
240 to 350 (–4 and –5 speed grades)
Maximum Delay Per Delay Buffer
contain Stratix II device specifications for the
240 to 400 (–3 speed grade)
(Fast Timing Model)
Frequency Range
Commercial
100 to 175
150 to 230
200 to 310
110
130
160
0.833
0.416
80
Industrial
Altera Corporation
110
130
180
210
Resolution
(Degrees)
April 2011
22.5
Unit
30
30
36
36
ns
ns
Unit
ps
ps
ps
ps

Related parts for EP2S180F1020C3N