EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 56
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
1–54
Table 1–41. High-Speed I/O Specifications
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
Transmitter
True Differential I/O
Standards - f
(data rate)
Emulated
Differential I/O
Standards with
Three External
Output Resistor
Networks - f
(data rate)
Emulated
Differential I/O
Standards with One
External Output
Resistor - f
(data rate)
t
Differential I/O
Standards
t
Differential I/O
Standards with
Three External
Output Resistor
Network
t
Differential I/O
Standards with One
External Output
Resistor Network
t
t
DUTY
RISE &
x Jitter
x Jitter
x Jitter
Symbol
- True
- Emulated
- Emulated
t
FALL
HSDR
(5)
HSDR
HSDR
SERDES factor J = 3 to 10
True Differential I/O Standards
Standards with Three External
Tx output clock duty cycle for
Standards with One External
SERDES factor J = 4 to 10
Output Resistor Networks
Differential I/O Standards
Total Jitter for Data Rate,
Total Jitter for Data Rate,
Total Jitter for Data Rate,
Emulated Differential I/O
Emulated Differential I/O
Total Jitter for Data Rate
600 Mbps to 1.25 Gbps
both True and Emulated
600 Mbps to 1.6 Gbps
Uses an SDR Register
SERDES factor J = 2,
SERDES factor J = 1,
Uses DDR Registers
Output Resistor
< 600 Mbps
< 600 Mbps
Conditions
—
(Note 1), (2), (10)
(8)
–2/–2× Speed Grade
Min
—
—
—
—
—
45
—
—
—
(4)
(4)
(4)
(4)
(4)
Typ
—
—
—
—
—
—
—
—
—
—
50
—
—
—
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
(Part 2 of 3)—Preliminary
0.125
1600
1250
Max
311
160
300
160
250
460
0.1
0.2
55
(4)
(4)
Min
(4)
(4)
(4)
(4)
(4)
—
—
—
—
—
45
—
—
—
–3
Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
50
—
—
—
1250
1152
0.15
Max
200
160
300
200
250
500
0.1
0.2
(4)
(4)
55
April 2011 Altera Corporation
Min
—
—
—
—
—
45
—
—
—
(4)
(4)
(4)
(4)
(4)
Switching Characteristics
–4
Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
50
—
—
—
1250
Max
0.25
0.15
800
200
160
325
200
300
500
0.1
55
(4)
(4)
Mbps
Mbps
Mbps
Mbps
Mbps
Unit
ps
UI
ps
UI
UI
ps
ps
ps
%